


# ESDAVLC8-1BM2, ESDAVLC8-1BT2

# Single line low capacitance Transil<sup>™</sup>, transient surge voltage suppressor (TVS) for ESD protection

Datasheet - production data



### Features

- Single line bidirectional protection
- Breakdown voltage  $V_{BR} = 8.5$  V min.
- Very low capacitance = 4.5 pF at 0 V
- Lead-free packages
- ECOPACK<sup>®</sup>2 compliant packages

# Applications

Where transient overvoltage protection in ESD sensitive equipment is required, such as:

- Computers
- Printers
- Communication systems
- Cellular phone handsets and accessories
- Video equipment

### **Benefits**

- Very low capacitance for optimized data integrity
- Very low reverse current < 50 nA
- Low PCB space consumption: 0.6 mm<sup>2</sup> max.
- High reliability offered by monolithic integration

### Complies with the following standards


- IEC 61000-4-2 (exceeds level 4)
  - 17 kV (air discharge)
  - 17 kV (contact discharge)
- MIL STD 883G Method 3015-7: class 3
  - Human body model

# Description

The ESDAVLC8-1BM2 (SOD882) and ESDAVLC8-1BT2 (SOD882T) are bidirectional single-line TVS diodes designed to protect data lines or other I/O ports against ESD transients.

These devices are ideal for applications where both printed circuit board space and power absorption capability are required.

### Figure 1: Functional diagram



TM: Transil is a trademark of STMicroelectronics

November 2016

DocID16937 Rev 3


This is information on a product in full production.

# 1 Characteristics

I able 1: Absolute maximum ratings (I amb = 25 °C)						
Symbol		Value	Unit			
Vpp	Peak pulse voltage	IEC 61000-4-2: Contact discharge Air discharge MIL STD 883G - Method 3015-7: class 3	17 17 25	kV		
P <sub>PP</sub>	Peak pulse power 8/20µs, T <sub>j</sub> initial = T <sub>amb</sub>		30	W		
IPP	Peak pulse current 8/20µs		1.3	А		
TOP	Operating junction terr	-55 to +150				
T <sub>stg</sub>	Storage temperature r	-65 to +150	°C			
T∟	Maximum lead temper	260				

#### Table 1: Absolute maximum ratings (T<sub>amb</sub> = 25 °C)

#### Figure 2: Electrical characteristics (definitions)



Symbol	Test condition	Min.	Тур.	Max.	Unit
From I/O1 to I/O2, $I_R = 1$ mA direct		14.5	17		V
VBR	From I/O2 to I/O1, $I_R = 1$ mA reverse		11		v
IRM	V <sub>RM</sub> = 3 V			50	nA
R <sub>d</sub>	Square pulse, $I_{PP}$ = 1 A, $t_P$ = 2.5 µs		2		Ω
Cline	$F = 1 MHz$ , $V_R = 0 V$		4.5	5.5	pF



### ESDAVLC8-1BM2, ESDAVLC8-1BT2

 $P_{PP}[T_j initial] / P_{PP}[T_j initial = 25 °C]$ 

1.1

1.0

0.9 0.8

0.7 0.6 0.5

0.4 0.3

0.2

0.1

51

0.0 C

25

50


75


100


125


### Characteristics


### **Characteristics (curves)**













DocID16937 Rev 3


3/12

### Characteristics

### ESDAVLC8-1BM2, ESDAVLC8-1BT2








DocID16937 Rev 3



# 2 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.

### 2.1 SOD882 package information




	Dimensions						
Ref.	Millimeters			Inches			
	Min.	Тур.	Max.	Min.	Тур.	Max.	
А	0.40	0.47	0.50	0.016	0.019	0.020	
A1	0.00		0.05	0.000		0.002	
b1	0.45	0.50	0.55	0.018	0.020	0.022	
b2	0.45	0.50	0.55	0.018	0.020	0.022	
D	0.55	0.60	0.65	0.022	0.024	0.026	
E	0.95	1.00	1.05	0.037	0.039	0.041	
е	0.60	0.65	0.70	0.024	0.026	0.028	
L1	0.20	0.25	0.30	0.008	0.010	0.012	
L2	0.20	0.25	0.30	0.008	0.010	0.012	




### Package information

### ESDAVLC8-1BM2, ESDAVLC8-1BT2




Product marking may be rotated by multiples of 90° for assembly plant differentiation. In no case should this product marking be used to orient the component for its placement on a PCB. Only pin 1 mark is to be used for this purpose.



#### Figure 18: SOD882 tape and specifications

# 2.2 SOD882T package information



### Figure 19: SOD882T package outline

### Table 4: SOD882T package mechanical data


	Dimensions						
Ref.	Millimeters			Inches			
	Min.	Тур.	Max.	Min.	Тур.	Max.	
А	0.30		0.40	0.012		0.016	
A1	0.00		0.05	0.000		0.002	
b1	0.45	0.50	0.55	0.018	0.020	0.022	
b2	0.45	0.50	0.55	0.018	0.020	0.022	
D	0.55	0.60	0.65	0.022	0.024	0.026	
E	0.95	1.00	1.05	0.037	0.039	0.041	
е	0.60	0.65	0.70	0.024	0.026	0.028	
L1	0.20	0.25	0.30	0.008	0.010	0.012	
L2	0.20	0.25	0.30	0.008	0.010	0.012	




### Package information

3

### ESDAVLC8-1BM2, ESDAVLC8-1BT2



Product marking may be rotated by multiples of 90° for assembly plant differentiation. In no case should this product marking be used to orient the component for its placement on a PCB. Only pin 1 mark is to be used for this purpose.




#### Figure 22: SOD882T tape and specifications




# 3 **Recommendation on PCB assembly**

### 3.1 Stencil opening design

- 1. General recommendation on stencil opening design
  - a. Stencil opening dimensions: L (Length), W (Width), T (Thickness).
- 2. General design rule
  - a. Stencil thickness (T) = 75 ~ 125 μm
  - b. Aspect ratio =  $\frac{W}{T} \ge 1.5$
  - c. Aspect area =  $\frac{L \times W}{2T(L+W)} \ge 0.66$
- 3. Reference design
  - a. Stencil opening thickness: 100 µm
  - b. Stencil opening for central exposed pad: Opening to footprint ratio is 50%.
  - c. Stencil opening for leads: Opening to footprint ratio is 90%.





### 3.2 Solder paste

- 1. Halide-free flux qualification ROL0 according to ANSI/J-STD-004.
- 2. "No clean" solder paste is recommended.
- 3. Offers a high tack force to resist component movement during high speed.
- 4. Solder paste with fine particles: powder particle size is 20-45  $\mu$ m.




### 3.3 Placement


- 1. Manual positioning is not recommended.
- 2. It is recommended to use the lead recognition capabilities of the placement system, not the outline centering
- 3. Standard tolerance of  $\pm 0.05$  mm is recommended.
- 4. 3.5 N placement force is recommended. Too much placement force can lead to squeezed out solder paste and cause solder joints to short. Too low placement force can lead to insufficient contact between package and solder paste that could cause open solder joints or badly centered packages.
- 5. To improve the package placement accuracy, a bottom side optical control should be performed with a high resolution tool.
- 6. For assembly, a perfect supporting of the PCB (all the more on flexible PCB) is recommended during solder paste printing, pick and place and reflow soldering by using optimized tools.

## 3.4 PCB design preference

- 1. To control the solder paste amount, the closed via is recommended instead of open vias.
- 2. The position of tracks and open vias in the solder area should be well balanced. The symmetrical layout is recommended, in case any tilt phenomena caused by asymmetrical solder paste amount due to the solder flow away.

## 3.5 Reflow profile





Minimize air convection currents in the reflow oven to avoid component movement.

Maximum soldering profile corresponds to the latest IPC/JEDEC J-STD-020.

DocID16937 Rev 3



# 4 Ordering information

ESD array	ESDA VLC 8-1 B x2
Very low capacitance	
Breakdown voltage	
8 = 8.5 V min	
Number of lines	
Directional	
B = Bidirectional	
Package	
M2 = SOD882	
T2 = Thin (SOD882T)	

### Figure 26: Ordering information scheme

 Table 5: Ordering information

Order code	Marking <sup>(1)</sup>	Package	Weight	Base qty.	Delivery mode
ESDAVLC8-1BM2	I	SOD882	0.92 mg	12000	Tape and reel
ESDAVLC8-1BT2	J	SOD882T	0.76 mg	12000	Tape and reel

#### Notes:

<sup>(1)</sup>The marking can be rotated by multiples of 90° to differentiate assembly location

# 5

# **Revision history**

#### Table 6: Document revision history

Date	Revision	Changes
22-Jan-2010	1	Initial release.
08-Jun-2012	2	Updated <i>Figure 11, Figure 12, Figure 16, Figure 19, Figure 20</i> , and added <i>Figure 23</i> . Updated <i>Table 3</i> and <i>Table 4</i> . Updated note on page 7, 8 and 13
18-Nov-2016	3	Cover image updated.

