

DESCRIPTION

The EV8802DJ-00A is the evaluation board for the MP8802. The board is configured with the MP8802DJ2.5, which provides an output voltage of 2.5V.

The MP8802 is a low-noise, low-dropout linear regulator. It operates from 2.7V to 6.5V input voltage, and regulates the output voltage to fixed values of 2.5V, 2.85V, 3.3V or from 1.5V to 5V with the use of external resistors.

The MP8802 can supply up to 250mA of load current. The MP8802 features thermal overload protection. It is available in a 5-pin TSOT23-5 package.

ELECTRICAL SPECIFICATIONS

Parameter	Symbol	Value	Units
Input Voltage	V_{IN}	2.7 to 6.5	V
Output Voltage ⁽¹⁾	V_{OUT}	2.5	V
Operating Temp		-40 to +85	°C

Note:

1) 2.5V default output voltage adjustable from 1.5V to 5.0V using an external resistor divider.

FEATURES

- Low 250mV Dropout at 250mA Output
- 2% Accurate Output Voltage
- Fixed Output Voltage Options of 2.5V, 2.85V or 3.3V
- Adjustable Output Voltage Option from 1.25V to 5V using an External Resistor Divider
- Up to 6.5V Input Voltage
- High PSRR
 - 70dB at 1KHz
 - 30dB at 1MHz
- Better Than 0.001%/mA Load Regulation
- Stable With Low-ESR Output Capacitor
- Low 125µA Ground Current
- Internal Thermal Protection

APPLICATIONS

- 802.11 PC Cards
- Mobile Handset PLL Power
- Audio Codec Power


"MPS" and "The Future of Analog IC Technology" are Registered Trademarks of Monolithic Power Systems, Inc.

EV8802DJ-00A EVALUATION BOARD




(L x W x H) 2.0" x 2.0" x 0.4"
5.0cm x 5.0cm x 1.0cm

Board Number	MPS IC Number
EV8802DJ-00A	MP8802DJ2.5



EVALUATION BOARD SCHEMATIC



EV8802DJ-00A_S01

EV8802DJ-00A BILL OF MATERIALS

Qty	Ref	Value	Description	Package	Manufacturer	Manufacturer P/N
1	C1	1μF	Ceramic Capacitor, 10V, X7R	0805	AVX	0805ZC105KAT2A
1	C2	0.1μF	Ceramic Capacitor, 50V, X7R	0805	AVX	08055C104KAT2A
1	C3	2.2μF	Ceramic Capacitor, 10V, X5R	0805	AVX	0805ZD225KAT2A
1	R1		Not Stuffed			
1	R2		Not Stuffed			
1	R3	10kΩ	Resistor, 5%	0805	Panasonic	ERJ-6GEYJ104V
1	U1		DC-DC Converter	SOT23-5	MPS	MP8802DJ2.5

PRINTED CIRCUIT BOARD LAYOUT




Figure 1—Top Silk Layer




Figure 2—Top Layer




Figure 3—Bottom Layer