

DESCRIPTION

The EV9447-L-00A is an evaluation board for the MP9447, a high-efficiency step-down regulator with integrated power MOSFETs.

MP9447 offers a very compact solution to achieve a 5A, continuous-output current over a wide input-supply range with excellent load and line regulation. It also provides fast transient response and good stability for wide input-supply and load range.

The EV9447-L-00A is a fully assembled and tested evaluation board. It generates a +5V output voltage at load current up to 5A from a 7V to 36V input range. Switching frequency is set at 500kHz.

ELECTRICAL SPECIFICATIONS

Parameter	Symbol	Value	Units
Input Voltage	V_{IN}	7 – 36	V
Output Voltage	V_{OUT}	5	V
Output Current	I_{OUT}	5	A

FEATURES

- Wide 7V-to-36V Operating Input Range
- Guaranteed 5A, Continuous Output Current
- Internal 65mΩ High-Side, 30mΩ Low-Side Power MOSFETs
- Proprietary Switching-Loss-Reduction Technology
- 1.5% Reference Voltage
- Programmable Soft-Start Time
- Low Drop-out Mode
- SCP, OCP, UVP and Thermal Shutdown

APPLICATIONS

- General Consumer
- USB Power Supplies
- Cigarette Lighter Adapters
- Power Supply for Chargers


All MPS parts are lead-free and adhere to the RoHS directive. For MPS green status, please visit MPS website under Quality Assurance. "MPS" and "The Future of Analog IC Technology" are Registered Trademarks of Monolithic Power Systems, Inc.

EV9447-L-00A EVALUATION BOARD




(L x W x H) 2.5" x 2.5" x 0.4"
(6.4cm x 6.4cm x 1.0cm)

Board Number	MPS IC Number
EV9447-L-00A	MP9447GL



EVALUATION BOARD SCHEMATIC



EV9447-L-00A BILL OF MATERIALS

Qty	RefDes	Value	Description	Package	Manufacturer	Manufacturer_P/N
2	C1A,C1B	10 μ F	Ceramic Cap., 50V, X7R	1210	muRata	GRM32ER71H106KA12L
3	C1C,C2C,C3	0.1 μ F	Ceramic Cap., 50V, X7R	0603	muRata	GRM188R71H104KA93D
1	C1D	0.1 μ F	Ceramic Cap., 50V, X7R	0805	muRata	GRM21BR71H104KA01L
2	C2A,C2B	22 μ F	Ceramic Cap., 16V, X7R	1210	muRata	GRM32ER71C226KE18L
1	C4	390pF	Ceramic Cap., 50V, C0G	0603	muRata	GRM1885C1H391JA01D
1	C5	1 μ F	Ceramic Cap., 16V, X7R	0603	muRata	GRM188R71C105KA12D
1	C6	33nF	Ceramic Cap., 50V, X7R	0603	muRata	GRM188R71H333KA61D
1	L1	10 μ H	Inductor, 14.4mOhm, 10A	SMD	Würth	7443321000
			Inductor, 16.3m Ω , 8.5A	SMD	Würth	7443251000
1	R1	53.6k	Film Res., 1%	0603	Yageo	RC0603FR-0753K6L
1	R2	10k	Film Res., 1%	0603	Yageo	RC0603FR-0710KL
1	R3	4.99 Ω	Film Res., 1%	0603	Yageo	RC0603FR-074R99L
1	R4	845k	Film Res., 1%	0603	Yageo	RC0603FR-07845KL
1	R5	499k	Film Res., 1%	0603	Yageo	RC0603FR-07499KL
0	R6,R8	NS				
1	R7	100k	Film Res., 1%	0603	Yageo	RC0603FR-07100KL
1	R9	0 Ω	Film Res., 5%	0603	Yageo	RC0603-070RL
1	U1		Step-Down Regulator	QFN20-3x4	MPS	MP9447GL


EVB TEST RESULTS

Performance waveforms are tested on the evaluation board.

$V_{IN} = 24V$, $V_{OUT} = 5V$, $T_A = 25^\circ C$, unless otherwise noted.


Input/Output Ripple

$I_{OUT} = 0A$




Input/Output Ripple

$I_{OUT} = 5A$




Startup through VIN

$I_{OUT} = 0A$




Startup through VIN

$I_{OUT} = 5A$




Shutdown through VIN

$I_{OUT} = 0A$




Shutdown through VIN

$I_{OUT} = 5A$




Startup through EN

$I_{OUT} = 0A$




Startup through EN

$I_{OUT} = 5A$



Shutdown through EN

$I_{OUT} = 0A$




EVB TEST RESULTS *(continued)*

Performance waveforms are tested on the evaluation board.

$V_{IN} = 24V$, $V_{OUT} = 5V$, $T_A = 25^\circ C$, unless otherwise noted.


Shutdown through EN

$I_{OUT} = 5A$




Load Transient

$I_{OUT} = 2.5A$ to $5A$, $250mA/\mu s$




Short Circuit Entry

$I_{OUT} = 0A$




Short Circuit Recovery


$I_{OUT} = 0A$



Short Circuit Steady



Case Temperature Rise vs. Output Current



PRINTED CIRCUIT BOARD LAYOUT




Figure 1—Top Silk Layer




Figure 2—Top Layer




Figure 3—Inner1 Layer




Figure 4—Inner2 Layer




Figure 5—Bottom Layer