

16-Bit, Serial Input, Loop-Powered, 4 mA to 20 mA DAC

Data Sheet **[AD5421](http://www.analog.com/AD5421?doc=AD5421.pdf)**

FEATURES

16-bit resolution and monotonicity Pin selectable NAMUR-compliant ranges 4 mA to 20 mA 3.8 mA to 21 mA 3.2 mA to 24 mA NAMUR-compliant alarm currents Downscale alarm current = 3.2 mA Upscale alarm current = 22.8 mA/24 mA Total unadjusted error (TUE): 0.05% maximum INL error: 0.0035% FSR maximum Output TC: 3 ppm/°C typical Quiescent current: 300 μA maximum Flexible SPI-compatible serial digital interface with Schmitt triggered inputs On-chip fault alerts via FAULT pin or alarm current Automatic readback of fault register on each write cycle Slew rate control function Gain and offset adjust registers On-chip reference TC: 4 ppm/°C maximum Selectable regulated voltage output Loop voltage range: 5.5 V to 52 V Temperature range: −40°C to +105°C TSSOP and LFCSP packages

APPLICATIONS

Industrial process control 4 mA to 20 mA loop-powered transmitters Smart transmitters HART network connectivity

GENERAL DESCRIPTION

The [AD5421 i](http://www.analog.com/AD5421?doc=AD5421.pdf)s a complete, loop-powered, 4 mA to 20 mA digital-to-analog converter (DAC) designed to meet the needs of smart transmitter manufacturers in the industrial control industry. The DAC provides a high precision, fully integrated, low cost solution in compact TSSOP and LFCSP packages.

The [AD5421](http://www.analog.com/AD5421?doc=AD5421.pdf) includes a regulated voltage output that is used to power itself and other devices in the transmitter. This regulator provides a regulated 1.8 V to 12 V output voltage. The [AD5421](http://www.analog.com/AD5421?doc=AD5421.pdf) also contains 1.22 V and 2.5 V references, thus eliminating the need for a discrete regulator and voltage reference.

The [AD5421](http://www.analog.com/AD5421?doc=AD5421.pdf) can be used with standard Highway Addressable Remote Transducer (HART®) FSK protocol communication circuitry without any degradation in specified performance. The high speed serial interface is capable of operating at 30 MHz and allows for simple connection to commonly used microprocessors and microcontrollers via a SPI-compatible, 3-wire interface.

The [AD5421 i](http://www.analog.com/AD5421?doc=AD5421.pdf)s guaranteed monotonic to 16 bits. It provides 0.0015% integral nonlinearity, 0.0012% offset error, and 0.0006% gain error under typical conditions.

Th[e AD5421 i](http://www.analog.com/AD5421?doc=AD5421.pdf)s available in a 28-lead TSSOP and a 32-lead LFCSP specified over the extended industrial temperature range of −40°C to +105°C.

COMPANION LOW POWER PRODUCTS

HART Modem[: AD5700,](http://www.analog.com/AD5700?doc=AD5421.pdf) [AD5700-1](http://www.analog.com/AD5700-1?doc=AD5421.pdf) Microcontroller[: ADuCM360](http://www.analog.com/aducm360?doc=AD5421.pdf)

FUNCTIONAL BLOCK DIAGRAM

Rev. I [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=AD5421.pdf&product=AD5421&rev=I) Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2011–2018 Analog Devices, Inc. All rights reserved. [Technical Support](http://www.analog.com/en/content/technical_support_page/fca.html) www.analog.com

09128-001

TABLE OF CONTENTS

11/2014—Rev. G to Rev. H

10/2013—Rev. F to Rev. G

1/2013—Rev. E to Rev. F

7/2012—Rev. D to Rev. E

5/2012—Rev. C to Rev. D

12/2011—Rev. B to Rev. C

12/2011—Rev. A to Rev. B

5/2011—Rev. 0 to Rev. A

2/2011—Revision 0: Initial Version

SPECIFICATIONS

Loop voltage = 24 V; REFIN = 2.5 V external; R_L = 250 Ω ; external NMOS connected; all loop current ranges; all specifications T_{MIN} to T_{MAX}, unless otherwise noted.

Table 1. Paramete[r1](#page-6-0) Min Typ Max Unit Test Conditions/Comments ACCURACY, INTERNAL RSET Resolution and the set of the set Total Unadjusted Error (TUE)² $\begin{vmatrix} -0.126 \end{vmatrix}$ +0.126 +0.126 $\begin{vmatrix} \% & FSR \end{vmatrix}$ C grade -0.041 ± 0.0064 $+0.041$ $\sqrt{\ }$ SSR C grade, T_A = 25 °C −0.18 +0.18 % FSR B grade -0.06 ± 0.011 $+0.06$ $\sqrt{6}$ $\$ −0.27 +0.27 % FSR A grade -0.08 ± 0.011 $+0.08$ A grade, T_A = 25 °C TUE Long-Term Stability 210 ppm FSR Drift after 1000 hours at TA = 125°C Relative Accuracy (INL) \vert −0.0035 \pm 0.0015 +0.0035 \vert % FSR \vert C grade −0.012 ±0.006 +0.012 % FSR B grade −0.024 ±0.01 +0.024 % FSR A grade Differential Nonlinearity (DNL) $\begin{vmatrix} -1 \\ -1 \end{vmatrix}$ +1 LSB Guaranteed monotonic Offset Error −0.056 +0.056 % FSR B grade and C grade −0.008 ±0.0008 +0.008 % FSR B grade and C grade, TA = 25°C −0.11 ±0.0008 +0.11 % FSR A grade Offset Error TC³ 2 ppm FSR/°C Gain Error −0.107 +0.107 % FSR B grade and C grade −0.035 ±0.0058 +0.035 % FSR B grade and C grade, TA = 25°C −0.2 ±0.0058 +0.2 % FSR A grade Gain Error TC³ **b** ppm FSR/°C Full-Scale Error **Full-Scale Error** +0.126 +0.126 +0.126 +0.126 +0.126 +0.126 + B grade and C grade −0.041 ±0.0065 +0.041 % FSR B grade and C grade, TA = 25°C −0.25 ±0.0065 +0.25 % FSR A grade Full-Scale Error T[C3](#page-6-0) 5 ppm FSR/°C Downscale Alarm Current 3.19 3.21 mA Upscale Alarm Current 22.77 22.83 | mA | 4 mA to 20 mA and 3.8 mA to 21 mA ranges 23.97 24.03 mA 3.2 mA to 24 mA range ACCURACY, EXTERNAL R_{SET} (24 kΩ) ASSUMES ideal resistor, B grade and C grade only; not specified for A grade Resolution 16 and 16 Bits Total Unadjusted Error (TUE)² \vert −0.048 +0.048 +0.048 + % FSR \vert C grade −0.027 ±0.002 +0.027 % FSR C grade, TA = 25°C −0.08 +0.08 % FSR B grade -0.04 ± 0.003 $+0.04$ $\sqrt{6}$ FSR B grade, T_A = 25°C TUE Long-Term Stability $\begin{array}{ccc} | & 40 & 40 \end{array}$ ppm FSR Drift after 1000 hours at $T_A = 125^{\circ}C$ Relative Accuracy (INL) $-0.0035 +0.0015 +0.0035$ % FSR C grade −0.012 ±0.006 +0.012 % FSR B grade Differential Nonlinearity (DNL) $\begin{vmatrix} -1 \\ 1 \end{vmatrix}$ +1 LSB Guaranteed monotonic Offset Error −0.021 +0.021 % FSR −0.007 ±0.0012 +0.007 % FSR TA = 25°C Offset Error TC³ bpm FSR/°C contract the business of the bus Gain Error −0.03 +0.03 % FSR −0.023 ±0.0006 +0.023 % FSR TA = 25°C

¹ Temperature range: −40°C to +105°C; typical at +25°C.

 2 Total unadjusted error is the total measured error (offset error + gain error + linearity error + output drift over temperature) after factory calibration of the AD5421.

System level total error can be reduced using the offset and gain registers.

³ Guaranteed by design and characterization; not production tested.

⁴ The voltage between LOOP− and REG_{IN} must be 5.5 V or greater.

⁵ Th[e AD5421](http://www.analog.com/AD5421?doc=AD5421.pdf) is factory calibrated with an external 2.5 V reference connected to REFIN.

⁶ This is the current that the output is capable of sourcing. The load current originates from the loop and, therefore, contributes to the total current consumption figure.

Loop voltage = 24 V; REFIN = REFOUT1 (2.5 V internal reference); R_L = 250 Ω ; external NMOS connected; all loop current ranges; all specifications T_MIN to T_MAX unless otherwise noted.

Table 2.

¹ Temperature range: −40°C to +105°C; typical at +25°C.

 2 Specifications guaranteed by design and characterization; not production tested.

 3 Total unadjusted error is the total measured error (offset error + gain error + linearity error + output drift over temperature) after factory calibration of the AD5421. System level total error can be reduced using the offset and gain registers.

AC PERFORMANCE CHARACTERISTICS

Loop voltage = 24 V; REFIN = 2.5 V external; R_L = 250 Ω ; all specifications T_{MIN} to T_{MAX}, unless otherwise noted.

¹ Temperature range: −40°C to +105°C; typical at +25°C.

TIMING CHARACTERISTICS

Loop voltage = 24 V; REFIN = 2.5 V external; R_L = 250 Ω ; all specifications T_{MIN} to T_{MAX}.

¹ Guaranteed by design and characterization; not production tested.

2 All input signals are specified with $t_R = t_F = 5$ ns (10% to 90% of DV_{DD}) and timed from a voltage level of 1.2 V.

³ Se[e Figure 2](#page-9-0) and Figure 3.

¹ Specifications guaranteed by design and characterization; not production tested.

Timing Diagrams

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25$ °C, unless otherwise noted. Transient currents of up to 100 mA do not cause SCR latch-up.

Table 6.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

 θ_{JA} is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 7. Thermal Resistance

¹ Thermal impedance simulated values are based on JEDEC 2S2P thermal test board with thermal vias. See JEDEC JESD51.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS

Table 8. Pin Function Descriptions

¹ N/A means not applicable.

TYPICAL PERFORMANCE CHARACTERISTICS

Figure 7. Integral Nonlinearity Error vs. Code

Figure 8. Differential Nonlinearity Error vs. Code

Figure 9. Total Unadjusted Error vs. Code

Figure 10. Offset Error vs. Temperature

Figure 12. Integral Nonlinearity Error vs. Temperature

09128-007

00-8412

Figure 13. Differential Nonlinearity Error vs. Temperature

Figure 14. Total Unadjusted Error vs. Temperature

Figure 15. Full-Scale Error vs. Temperature

Figure 16. Integral Nonlinearity Error vs. Loop Supply Voltage

Figure 17. Total Unadjusted Error vs. Loop Supply Voltage

Figure 18. Offset Error vs. Loop Supply Voltage

Figure 20. Full-Scale Error vs. Loop Supply Voltage

Figure 21. Load Resistance Load Line vs. Loop Supply Voltage (Voltage Between LOOP− and REGIN)

Figure 22. Compliance Voltage Headroom vs. Temperature

Figure 23. Loop Current Error vs. REG_{OUT} Load Current

Figure 24. Loop Current Noise, 0.1 Hz to 10 Hz Bandwidth

Figure 27. Full-Scale Loop Current Step, $C_{IN} = 22$ nF

Decreasing, $\overline{IODV_{DD}} = 1.8 V$

Figure 29. IODV_{DD} Current vs. Digital Logic Voltage, Increasing and Decreasing, $\text{IDUV}_{DD} = 3.3 \text{ V}$

Figure 30. IODV_{DD} Current vs. Digital Logic Voltage, Increasing and Decreasing, $IODV_{DD} = 5 V$

Figure 31. REGOUT Voltage vs. Load Current

Figure 33. Quiescent Current vs. Temperature

Figure 34. DV_{DD} Output Voltage vs. Load Current

Figure 37. REFOUT1 Voltage vs. Temperature, 60 Devices Shown (C Grade Device)

Figure 38. REFOUT1 Temperature Coefficient Histogram (C Grade Device)

Figure 40. On-Chip ADC Code vs. VLOOP Pin Input Voltage

TERMINOLOGY

Total Unadjusted Error

Total unadjusted error (TUE) is a measure of the total output error. TUE consists of INL error, offset error, gain error, and output drift over temperature, in the case of maximum TUE. TUE is expressed in % FSR.

Relative Accuracy or Integral Nonlinearity (INL) Error

Relative accuracy, or integral nonlinearity (INL) error, is a measure of the maximum deviation in the output current from a straight line passing through the endpoints of the transfer function. INL error is expressed in % FSR.

Differential Nonlinearity (DNL) Error

Differential nonlinearity (DNL) error is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of ±1 LSB maximum ensures monotonicity.

Offset Error

Offset error is a measure of the output error when zero code is loaded to the DAC register and is expressed in % FSR.

Offset Error Temperature Coefficient (TC)

Offset error TC is a measure of the change in offset error with changes in temperature and is expressed in ppm FSR/°C.

Gain Error

Gain error is a measure of the span error of the DAC. It is the deviation in slope of the DAC transfer function from the ideal and is expressed in % FSR.

Gain Error Temperature Coefficient (TC)

Gain error TC is a measure of the change in gain error with changes in temperature and is expressed in ppm FSR/°C.

Full-Scale Error

Full-scale error is a measure of the output error when full-scale code is loaded to the DAC register and is expressed in % FSR.

Full-Scale Error Temperature Coefficient (TC)

Full-scale error TC is a measure of the change in full-scale error with changes in temperature and is expressed in ppm FSR/°C.

Loop Compliance Voltage Headroom

Loop compliance voltage headroom is the minimum voltage between the LOOP− and REG_{IN} pins for which the output current is equal to the programmed value.

Output Temperature Coefficient (TC)

Output TC is a measure of the change in the output current at 12 mA with changes in temperature and is expressed in ppm FSR/°C.

Voltage Reference Thermal Hysteresis

Voltage reference thermal hysteresis is the difference in output voltage measured at +25°C compared to the output voltage measured at +25°C after cycling the temperature from +25°C to −40°C to +105°C and back to +25°C. The hysteresis is specified for the first and second temperature cycles and is expressed in mV.

Voltage Reference Temperature Coefficient (TC)

Voltage reference TC is a measure of the change in the reference output voltage with a change in temperature. The voltage reference TC is calculated using the box method, which defines the TC as the maximum change in the reference output voltage over a given temperature range. Voltage reference TC is expressed in ppm/°C as follows:

$$
TC = \left(\frac{V_{REF_MAX} - V_{REF_MIN}}{V_{REF_NON} \times Temp_Range}\right) \times 10^6
$$

where:

VREF_MAX is the maximum reference output voltage measured over the total temperature range.

VREF_MIN is the minimum reference output voltage measured over the total temperature range.

VREF_NOM is the nominal reference output voltage, 2.5 V. *Temp_Range* is the specified temperature range $(-40$ °C to +105°C).

THEORY OF OPERATION

The [AD5421 i](http://www.analog.com/ad5421?doc=AD5421.pdf)s an integrated device designed for use in looppowered, 4 mA to 20 mA smart transmitter applications. In a single chip, the [AD5421 p](http://www.analog.com/ad5421?doc=AD5421.pdf)rovides a 16-bit DAC and current amplifier for digital control of the loop current, a voltage regulator to power the entire transmitter, a voltage reference, fault alert functions, a flexible SPI-compatible serial interface, gain and offset adjust registers, as well as other features and functions. The features of the [AD5421 a](http://www.analog.com/ad5421?doc=AD5421.pdf)re described in the following sections.

FAULT ALERTS

The [AD5421 p](http://www.analog.com/ad5421?doc=AD5421.pdf)rovides a number of fault alert features. All faults are signaled to the controller via the FAULT pin and the fault register. In the case of a loss of communication between the [AD5421 a](http://www.analog.com/ad5421?doc=AD5421.pdf)nd the microcontroller (SPI fault), th[e AD5421 p](http://www.analog.com/ad5421?doc=AD5421.pdf)rograms the loop current to an alarm value. If the controller detects that the FAULT pin is set high, it should then read the fault register to determine the cause of the fault. Note that the watchdog timer does not reset and restart its condition with an alarm active. If the auto fault readback is disabled and an SPI fault occurs, such that the watchdog timer is timed out, the watchdog timer remains inactive until the status register is manually read back by the user. Following this readback, the watchdog timer resumes operation.

SPI Fault

The SPI fault is asserted if there is no valid communication to any register of the [AD5421 f](http://www.analog.com/ad5421?doc=AD5421.pdf)or more than a user-defined period. The user can program the time period using the SPI watchdog timeout bits of the control register. The SPI fault bit of the fault register indicates the fault on the SPI bus. Because this fault is caused by a loss of communication between the controller and the [AD5421,](http://www.analog.com/ad5421?doc=AD5421.pdf) the loop current is also forced to the alarm value.

The direction of the alarm current (downscale or upscale) is selected via the ALARM_CURRENT_DIRECTION pin. Connecting this pin to DV_{DD} selects an upscale alarm current (22.8 mA/24 mA); connecting this pin to COM selects a downscale alarm current (3.2 mA).

Packet Error Checking

To verify that data has been received correctly in noisy environments, th[e AD5421 o](http://www.analog.com/ad5421?doc=AD5421.pdf)ffers the option of error checking based on an 8-bit cyclic redundancy check (CRC). Packet error checking (PEC) is enabled by writing to th[e AD5421 w](http://www.analog.com/ad5421?doc=AD5421.pdf)ith a 32-bit serial frame, where the least significant eight bits are the frame check sequence (FCS). The device controlling the [AD5421](http://www.analog.com/ad5421?doc=AD5421.pdf) should generate the 8-bit FCS using the following polynomial:

$$
C(x) = x^8 + x^2 + x + 1
$$

The 8-bit FCS is appended to the end of the data-word, and 32 data bits are sent to th[e AD5421 b](http://www.analog.com/ad5421?doc=AD5421.pdf)efore SYNC is taken high. If the check is valid, the data is accepted. If the check fails, the FAULT pin is asserted and the PEC bit of the fault register is set.

After the fault register is read, the PEC bit is reset low and the FAULT pin returns low.

In the case of data readback, if the [AD5421 i](http://www.analog.com/ad5421?doc=AD5421.pdf)s addressed with a 32-bit frame, it generates the 8-bit frame check sequence and appends it to the end of the 24-bit data stream to create a 32-bit data stream.

Current Loop Fault

The current loop (ILOOP) fault is asserted when the actual loop current is not within ±0.01% FSR of the programmed loop current. If the measured loop current is less than the programmed loop current, the ILOOP Under bit of the fault register is set. If the measured loop current is greater than the programmed loop current, the I_{LOOP} Over bit of the fault register is set. The FAULT pin is set to logic high in either case.

An ILOOP Over condition occurs when the value of the load current sourced from th[e AD5421](http://www.analog.com/ad5421?doc=AD5421.pdf) (via REG_{OUT}, REFOUT1, REFOUT2, or DV_{DD}) is greater than the loop current that is programmed to flow in the loop. An ILOOP under condition occurs when there is insufficient compliance voltage to support the programmed loop current, caused by excessive load resistance or low loop supply voltage.

Overtemperature Fault

There are two overtemperature alert bits in the fault register: Temp 100°C and Temp 140°C. If the die temperature of the [AD5421 e](http://www.analog.com/ad5421?doc=AD5421.pdf)xceeds either 100°C or 140°C, the appropriate bit is set. If the Temp 140°C bit is set in the fault register, the FAULT pin is set to logic high.

Loop Voltage Fault

There are two loop voltage alert bits in the fault register: VLOOP 12V and VLOOP 6V. If the voltage between the VLOOP and COM pins falls below 0.6 V (corresponding to a 12 V loop supply value), the V_{LOOP} 12V bit is set; this bit is cleared when the voltage returns above 0.7 V. Similarly, if the voltage between the V_{LOOP} and COM pins falls below 0.3 V (corresponding to a 6 V loop supply value), the V_{LOOP} 6V bit is set; this bit is cleared when the voltage returns above 0.4 V. If the V_{LOOP} 6V bit is set in the fault register, the FAULT pin is set to logic high.

[Figure 42 i](#page-21-4)llustrates how a resistor divider enables the monitoring of the loop supply with the VLOOP input. The recommended resistor divider consists of a 1 MΩ and a 19 MΩ resistor that provide a 20:1 ratio, allowing the 2.5 V input range of the V_{LOOP} pin to monitor loop supplies up to 50 V. With a 20:1 divider ratio, the preset V_{LOOP} 6V and V_{LOOP} 12V alert bits of the fault register generate loop supply faults according to their stated values. If another divider ratio is used, the fault bits generate faults at values that are not equal to 6 V and 12 V.

Figure 42. Resistor Divider Connection at V_{loop} Pin

09128-048

EXTERNAL CURRENT SETTING RESISTOR

The 24 k Ω resistor R_{SET}, shown i[n Figure 1,](#page-0-5) converts the DAC output voltage to a current, which is then mirrored with a gain of 221 to the LOOP− pin. The stability of the loop current over temperature is dependent on the temperature coefficient of RSET.

[Table 1](#page-3-1) an[d Table 2 o](#page-7-0)utline the performance specifications of the [AD5421](http://www.analog.com/ad5421?doc=AD5421.pdf) with both the internal RSET resistor and an external, 24 kΩ R_{SET} resistor. Using the internal R_{SET} resistor, a total unadjusted error of better than 0.126% FSR can be expected. Using an external resistor gives improved performance of 0.048% FSR. This specification assumes an ideal resistor; the actual performance depends on the absolute value and temperature coefficient of the resistor used. For more information, see the [Determining the Expected Total Error s](#page-31-1)ection.

LOOP CURRENT RANGE SELECTION

To select the loop current range, connect the RANGE0 and RANGE1 pins to the COM and DV_{DD} pins, as shown in Table 9.

CONNECTION TO LOOP POWER SUPPLY

The [AD5421 i](http://www.analog.com/ad5421?doc=AD5421.pdf)s powered from the 4 mA to 20 mA current loop. Typically, the power supply is located far from the transmitter device and has a value of 24 V. Th[e AD5421 c](http://www.analog.com/ad5421?doc=AD5421.pdf)an be connected directly to the loop power supply and can tolerate a voltage up to a maximum of 52 V (se[e Figure 43\)](#page-21-6).

Figure 43. Direct Connection of th[e AD5421 t](http://www.analog.com/ad5421?doc=AD5421.pdf)o Loop Power Supply

[Figure 43 s](#page-21-6)hows how th[e AD5421 i](http://www.analog.com/ad5421?doc=AD5421.pdf)s connected directly to the loop power supply. An alternative power connection is shown in [Figure 44,](#page-21-7) which shows a depletion mode N-channel MOSFET connected between th[e AD5421](http://www.analog.com/ad5421?doc=AD5421.pdf) and the loop power supply. The use of this device keeps the voltage drop across th[e AD5421 a](http://www.analog.com/ad5421?doc=AD5421.pdf)t approximately 12 V, limiting the worst-case, on-chip power dissipation to 288 mW (12 V \times 24 mA = 288 mW). If th[e AD5421](http://www.analog.com/ad5421?doc=AD5421.pdf) is connected directly to the loop supply as shown i[n Figure 43,](#page-21-6) the potential worst-case, on-chip power dissipation for a 24 V loop power supply is 576 mW (24 V \times 24 mA = 576 mW). The power dissipation changes in proportion to the loop power supply voltage.

Figure 44. MOSFET Connecting th[e AD5421 t](http://www.analog.com/ad5421?doc=AD5421.pdf)o Loop Power Supply

ON-CHIP ADC

The [AD5421 c](http://www.analog.com/ad5421?doc=AD5421.pdf)ontains an on-chip ADC used to measure and feed back to the fault register either the temperature of the die or the voltage between the V_{LOOP} and COM pins. The select ADC input bit (Bit D8) of the control register selects the parameter to be converted. A conversion is initiated with command byte 00001000 (necessary only if auto fault readback is disabled). This command byte powers on the ADC and performs the conversion. A read of the fault register returns the conversion result. If auto readback of the fault register is required, the ADC must first be powered up by setting the on-chip ADC bit (Bit D7) of the control register.

Because the FAULT pin can go high for as long as 30 μs, care is required when performing a die temperature measurement after a readback of the V_{LOOP} voltage. When switching from a V_{LOOP} measurement to a die temperature measurement, the FAULT pin should not be read within 30 μs of switching, as a false trigger may occur (fault register contents are unaffected).

VOLTAGE REGULATOR

The on-chip voltage regulator provides a regulated voltage output to supply the [AD5421 a](http://www.analog.com/ad5421?doc=AD5421.pdf)nd the remainder of the transmitter circuitry. The output voltage range is from 1.8 V to 12 V and is selected by the states of three digital input pins (see [Table 10\)](#page-22-3). The regulator output is accessed at the REG_{OUT} pin.

Table 10. Setting the Voltage Regulator Output

REG SEL2	REG SEL1	REG SELO	Regulated Output Voltage (V)
COM	COM	COM	1.8
COM	COM	DV _{DD}	2.5
COM	DV_{DD}	COM	3.0
COM	DV_{DD}	DV _{DD}	3.3
DV_{DD}	COM	COM	5.0
DV_{DD}	COM	DV _{DD}	9.0
DV_{DD}	DV_{DD}	COM	12.0

LOOP CURRENT SLEW RATE CONTROL

The rate of change of the loop current can be controlled by connecting an external capacitor between the C_{IN} pin and COM. This reduces the rate of change of the loop current. The output resistance of the DAC (RDAC) together with the CSLEW capacitor generate a time constant that determines the response of the loop current (se[e Figure 45\)](#page-22-4).

Figure 45. Slew Capacitor Circuit

The resistance of the DAC is typically 15.22 k Ω for the 4 mA to 20 mA and 3.8 mA to 21 mA loop current ranges. The DAC resistance changes to 16.11 kΩ when the 3.2 mA to 24 mA loop current range is selected.

The time constant of the circuit is expressed as

τ = *RDAC* × *CSLEW*

Taking five time constants as the required time to reach the final value, CSLEW can be determined for a desired response time, *t*, as follows:

$$
C_{SLEW} = \frac{t}{5 \times R_{DAC}}
$$

where:

t is the desired time for the output current to reach its final value. *R_{DAC}* is the resistance of the DAC core, either 15.22 kΩ or 16.11 kΩ, depending on the selected loop current range.

For a response time of 5 ms,

$$
C_{SLEW} = \frac{5 \text{ ms}}{5 \times 15,220} \approx 68 \text{ nF}
$$

For a response time of 10 ms,

$$
C_{SLEW} = \frac{10 \text{ ms}}{5 \times 15,220} \approx 133 \text{ nF}
$$

The responses for both of these configurations are shown in [Figure 46.](#page-22-5)

The C_{IN} pin can also be used as a coupling input for HART FSK signaling. The HART signal must be ac-coupled to the C_{IN} input. The capacitor through which the HART signal is coupled must be considered in the preceding calculations, where the total capacitance is C_{SLEW} + C_{HART} . For more information, see the [HART Communications s](#page-23-1)ection.

POWER-ON DEFAULT

Th[e AD5421](http://www.analog.com/ad5421?doc=AD5421.pdf) powers on with all registers loaded with their default values and with the loop current in the alarm state set to 3.2 mA or 22.8 mA/24 mA (depending on the state of the ALARM_ CURRENT_DIRECTION pin and the selected range). The [AD5421](http://www.analog.com/ad5421?doc=AD5421.pdf) remains in this state until it is programmed with new values. The SPI watchdog timer is enabled by default with a timeout period of 1 sec. If there is no communication with the [AD5421](http://www.analog.com/ad5421?doc=AD5421.pdf) within 1 sec of power-on, the FAULT pin is set.

Table 11. Power On Loop Currents for all Output Current Ranges

Range	ALARM CURRENT DIRECTION	Power-On Loop Current (mA)
4 mA to 20 mA	0	3.2
4 mA to 20 mA		22.8
3.8 mA to 21 mA		3.2
3.8 mA to 21 mA		22.8
3.2 mA to 24 mA		3.2
3.2 mA to 24 mA		24

HART COMMUNICATIONS

The [AD5421](http://www.analog.com/ad5421?doc=AD5421.pdf) can be interfaced to a HART modem to enable HART digital communications over the 2-wire loop connection. [Figure 47](#page-23-2) shows how the modem frequency shift keying (FSK) output is connected to the [AD5421.](http://www.analog.com/ad5421?doc=AD5421.pdf)

Figure 47. Connecting a HART Modem to th[e AD5421](http://www.analog.com/ad5421?doc=AD5421.pdf)

To achieve a 1 mA p-p FSK current signal on the loop, the voltage at the C_{IN} pin must be 111 mV p-p. Assuming a 500 mV p-p output from the HART modem, this means that the signal must be attenuated by a factor of 4.5. The following equation can be used to calculate the values of the C_{HART} and C_{SLEW} capacitors.

$$
4.5 = \frac{C_{HART} + C_{SLEW}}{C_{HART}}
$$

From this equation, the ratio of CHART to CSLEW is 1 to 3.5. This ratio of the capacitor values sets the amplitude of the HART FSK signal on the loop. The absolute values of the capacitors set the response time of the loop current, as well as the bandwidth presented to the HART signal connected at the C_{IN} pin. The bandwidth must pass frequencies from 500 Hz to 10 kHz. The two capacitors and the internal impedance, R_{DAC}, form a high-pass filter. The 3 dB frequency of this high-pass filter should be less than 500 Hz and can be calculated as follows:

$$
f_{3dB} = \frac{1}{2 \times \pi \times R_{DAC} \times (C_{HART} + C_{SLEV})}
$$

To achieve a 500 Hz, high-pass, 3 dB frequency cutoff, the combined values of CHART and CSLEW should be 21 nF. To ensure the correct HART signal amplitude on the current loop, the final values for the capacitors are $C_{\text{HART}} = 4.7$ nF and $C_{\text{SLEW}} =$ 16.3 nF.

Output Noise During Silence and Analog Rate of Change

Th[e AD5421](http://www.analog.com/ad5421?doc=AD5421.pdf) has a direct influence on two important specifications relating to the HART communications protocol: output noise during silence and analog rate of change[. Figure 25](#page-16-0) shows the measurement of th[e AD5421](http://www.analog.com/ad5421?doc=AD5421.pdf) output noise in the HART extended bandwidth; the noise measurement is 0.2 mV rms, within the required 2.2 mV rms value.

To meet the analog rate of change specification, the rate of change of the 4 mA to 20 mA current must be slow enough so that it does not interfere with the HART digital signaling. This is determined by forcing a full-scale loop current change through a 500 Ω load resistor and applying the resulting voltage signal to the HART digital filter (HCF_TOOL-31). The peak amplitude of the signal at the filter output must be less than 150 mV. To achieve this, the rate of change of the loop current must be restricted to less than approximately 1.3 mA/ms.

The output of th[e AD5421](http://www.analog.com/ad5421?doc=AD5421.pdf) naturally slews at approximately 880 mA/ms, a rate that is far too great to comply with the HART specifications. To reduce the slew rate, a capacitor can be connected from the C_{IN} pin to COM, as described in the Loop [Current Slew Rate Control](#page-22-2) section. To reduce the slew rate enough so that the HART specification is met, a capacitor value in the region of 4.7 µF is required, resulting in a full-scale transition time of 500 ms. Many applications regard this time as too slow, in which case the slew rate needs to be digitally controlled by writing a sequence of codes to the DAC register so that the output response follows the desired curve.

[Figure 48 s](#page-24-0)hows a digitally controlled full-scale step and the resulting filter output. I[n Figure 48,](#page-24-0) it can be seen that the peak amplitude of the filter output signal is less than the required 150 mV, and the transition time is approximately 30 ms.

Figure 48. Digitally Controlled Full-Scale Step and Resulting HART Digital Filter Output Signal

[Figure 49 s](#page-24-1)hows the circuit diagram for this measurement. The 47 nF and 168 nF capacitor values for CHART and CSLEW provide adequate filtering of the digital steps, ensuring that they do not cause interference.

SERIAL INTERFACE

The [AD5421](http://www.analog.com/ad5421?doc=AD5421.pdf) is controlled by a versatile, 3-wire serial interface that operates at clock rates up to 30 MHz. It is compatible with the SPI, QSPI™, MICROWIRE®, and DSP standards[. Figure 2](#page-9-0) shows the timing diagram. The interface operates with either a continuous or noncontinuous gated burst clock.

The write sequence begins with a falling edge of the SYNC signal; data is clocked in on the SDIN data line on the falling edge of SCLK. On the rising edge of SYNC, the 24 bits of data are latched; the data is transferred to the addressed register and the programmed function is executed (either a change in DAC output or mode of operation).

If packet error checking on the SPI interface is required using cyclic redundancy codes, an additional eight bits must be written to the [AD5421,](http://www.analog.com/ad5421?doc=AD5421.pdf) creating a 32-bit serial interface. In this case, 32 bits are written to th[e AD5421](http://www.analog.com/ad5421?doc=AD5421.pdf) before SYNC is brought high.

INPUT SHIFT REGISTER

The input shift register is 24 bits wide (32 bits wide if CRC error checking of the data is required). Data is loaded into the device MSB first as a 24-/32-bit word under the control of a serial clock input, SCLK. The input shift register consists of an 8-bit address/ command byte, a 16-bit data-word, and an optional 8-bit CRC, as shown i[n Table 13](#page-25-3) and [Table 14.](#page-25-4)

The address/command byte decoding is described in [Table 12.](#page-25-5)

Table 12. Address/Command Byte Functions

The 16 bits of the data-word written following a load DAC, force alarm current, reset, initiate VLOOP/temperature measurement, or no operation command byte are don't cares (se[e Table 13](#page-25-3) and [Table 14\)](#page-25-4).

10000101 Read fault register

REGISTER READBACK

To read back a register, Bit D11 of the control register must be set to Logic 1 to disable the automatic readback of the fault register. The 16 bits of the data-word written following a read command are don't cares (see [Table 13](#page-25-3) and [Table 14\)](#page-25-4).

The register data addressed by the read command is clocked out of SDO on the subsequent write command (see [Figure 3\)](#page-9-1).

Table 13. Input Shift Register

Table 14. Input Shift Register with CRC

DAC REGISTER

The DAC register is a read/write register and is addressed as described i[n Table 12.](#page-25-5) The data programmed to the DAC register determines the loop current, as shown in th[e Ideal Output](#page-26-1) [Transfer Function](#page-26-1) section and in [Table 16.](#page-26-2)

Ideal Output Transfer Function

The transfer function describing the relationship between the data programmed to the DAC register and the loop current is expressed by the following three equations.

For the 4 mA to 20 mA output range, the loop current can be expressed as follows:

$$
I_{LOOP} = \left(\frac{16 \text{ mA}}{2^{16}}\right) \times D + 4 \text{ mA}
$$

Table 15. DAC Register Bit Map

For the 3.8 mA to 21 mA output range, the loop current can be expressed as follows:

$$
I_{LOOP} = \left(\frac{17.2 \text{ mA}}{2^{16}}\right) \times D + 3.8 \text{ mA}
$$

For the 3.2 mA to 24 mA output range, the loop current can be expressed as follows:

$$
I_{LOOP} = \left(\frac{20.8 \text{ mA}}{2^{16}}\right) \times D + 3.2 \text{ mA}
$$

where *D* is the decimal value of the DAC register.

Table 16. Relationship of DAC Register Code to Ideal Loop Current (Gain = 65,536; Offset = 0)

CONTROL REGISTER

The control register is a read/write register and is addressed as described i[n Table 12.](#page-25-5) The data programmed to the control register determines the mode of operation of the [AD5421.](http://www.analog.com/ad5421?doc=AD5421.pdf)

Table 17. Control Register Bit Map

Table 18. Control Register Bit Descriptions

FAULT REGISTER

The read-only fault register is addressed as described i[n Table 12.](#page-25-5) The bits in the fault register indicate a range of possible fault conditions.

Table 19. Fault Register Bit Map

Table 20. Fault Register Bit Descriptions

On-Chip ADC Transfer Function Equations

The transfer function equation for the measurement of the voltage between the VLOOP and COM pins is as follows:

 $V_{Loop} - COM = (2.5/256) \times D$

where *D* is the 8-bit digital code returned by the on-chip ADC.

The transfer function equation for the die temperature is as follows:

Die Temperature = (−1.559 × *D*) + 312

where *D* is the 8-bit digital code returned by the on-chip ADC.

OFFSET ADJUST REGISTER

The offset adjust register is a read/write register and is addressed as described in [Table 12.](#page-25-5) A write command to the offset register must be followed by a write to the data register for the contents of the offset register to take effect.

Table 21. Offset Adjust Register Bit Map

Table 22. Offset Adjust Register Adjustment Range

GAIN ADJUST REGISTER

The gain adjust register is a read/write register and is addressed as described in [Table 12.](#page-25-5) A write command to the gain register must be followed by a write to the data register for the contents of the gain register to take effect.

Table 23. Gain Adjust Register Bit Map

Table 24. Gain Adjust Register Adjustment Range

Transfer Function Equations with Offset and Gain Adjust Values

When the offset adjust and gain adjust register values are taken into account, the transfer equations can be expressed as follows.

For the 4 mA to 20 mA output range, the loop current can be expressed as follows:

$$
I_{LOOP} = \left[\frac{\left(\frac{16 \text{ mA}}{2^{16}} \right) \times Gain}{2^{16}} \times D \right]
$$

+
$$
\left(4 \text{ mA} + \left[\left(\frac{16 \text{ mA}}{2^{16}} \right) \times (Offset - 32,768) \right] \right)
$$

For the 3.8 mA to 21 mA output range, the loop current can be expressed as follows:

$$
I_{LOOP} = \left[\frac{\left(\frac{17.2 \text{ mA}}{2^{16}} \right) \times Gain}{2^{16}} \times D \right]
$$

$$
+ \left(3.8 \text{ mA} + \left[\left(\frac{17.2 \text{ mA}}{2^{16}} \right) \times (Offset - 32,768) \right] \right)
$$

For the 3.2 mA to 24 mA output range, the loop current can be expressed as follows:

$$
I_{LOOP} = \left[\frac{\left(\frac{20.8 \text{ mA}}{2^{16}} \right) \times Gain}{2^{16}} \times D \right]
$$

$$
+ \left(3.2 \text{ mA} + \left[\left(\frac{20.8 \text{ mA}}{2^{16}} \right) \times (Offset - 32,768) \right] \right)
$$

where:

D is the decimal value of the DAC register. *Gain* is the decimal value of the gain adjust register. *Offset* is the decimal value of the offset adjust register.

Note that the offset adjust register cannot adjust the zero-scale output value downward.

09128-055

APPLICATIONS INFORMATION

[Figure 50 s](#page-31-2)hows a typical connection diagram for the [AD5421](http://www.analog.com/ad5421?doc=AD5421.pdf) configured in a HART capable smart transmitter. Such a HART enabled smart transmitter was developed by Analog Devices as a reference demo circuit. This circuit, whose block diagram is shown in [Figure 51,](#page-32-0) was verified and registered as an approved HART solution by the HART Communication Foundation. This circuit is available as a Circuit from the Lab a[t CN0267,](http://analog.com/CN0267?doc=AD5421.pdf) *[Complete 4 mA to 20 mA Loop Powered Field Instrument with](http://analog.com/CN0267?doc=AD5421.pdf) [HART Interface.](http://analog.com/CN0267?doc=AD5421.pdf)*

To reduce power dissipation on the chip, a depletion mode MOSFET (T1), such as a DN2540 or BSP129, can be connected between the loop voltage and th[e AD5421,](http://www.analog.com/ad5421?doc=AD5421.pdf) as shown i[n Figure 50.](#page-31-2) If a low loop voltage is used, T1 does not need to be inserted, and the loop voltage can connect directly to REG_{IN} (se[e Figure 43\)](#page-21-6). I[n Figure 50,](#page-31-2) all interface signal lines are connected to the microcontroller. To reduce the number of interface signal lines, the LDAC signal can be connected to COM, and the SDO and FAULT lines can be left unconnected. However, this configuration disables the use of the fault alert features.

Under normal operating conditions, the voltage between COM and LOOP− does not exceed 1.5 V, and the voltage at LOOP− is

negative with respect to COM. If it is possible that the voltage at LOOP− may be forced positive with respect to COM, or if the voltage difference between LOOP− and COM may be forced in excess of 5 V, a 4.7 V low leakage Zener diode should be placed between COM and the LOOP− pin, as shown i[n Figure 50,](#page-31-2) to protect th[e AD5421](http://www.analog.com/ad5421?doc=AD5421.pdf) from potential damage.

DETERMINING THE EXPECTED TOTAL ERROR

Th[e AD5421 c](http://www.analog.com/ad5421?doc=AD5421.pdf)an be set up in a number of different configurations, each of which achieves different levels of accuracy, as described in [Table 1 a](#page-3-1)n[d Table 2.](#page-7-0) With the internal voltage reference and internal RSET enabled, a maximum total error of 0.157% of full-scale range can be expected for the C grade device over the temperature range of −40°C to +105°C.

Other configurations specify an external voltage reference, an external R_{SET} resistor, or both an external voltage reference and external R_{SET} resistor. In these configurations, the specifications assume that the external voltage reference and external RSET resistor are ideal. Therefore, the errors associated with these components must be added to the data sheet specifications to determine the overall performance. The performance depends on the specifications of these components.

Figure 50[. AD5421 A](http://www.analog.com/ad5421?doc=AD5421.pdf)pplication Diagram for HART Capable Smart Transmitter

Figure 51. Block Diagram—Analog Devices HART-Enabled Smart Transmitter Reference Demo Circuit

09128-200 09128-200

To determine the absolute worst-case overall error, the reference and RSET errors can be directly summed with the specifie[d AD5421](http://www.analog.com/ad5421?doc=AD5421.pdf) maximum error. For example, when using an external reference and external R_{SET} resistor, the maximum [AD5421 e](http://www.analog.com/ad5421?doc=AD5421.pdf)rror is 0.048% of full-scale range. Assuming that the absolute errors for the voltage reference and R_{SET} resistor are, respectively, 0.04% and 0.05% with temperature coefficients of 3 ppm/°C and 2 ppm/°C, respectively, the overall worst-case error is as follows:

Worst-Case Error = *[AD5421](http://www.analog.com/ad5421?doc=AD5421.pdf) Error* + *VREF Absolute Error* + *VREF TC* + *RSET Absolute Error* + *RSET TC*

Worst-Case Error = $0.048\% + 0.04\% + [(3/10^6) \times 100 \times 145]\% +$ $0.05\% + [(2/10^6) \times 100 \times 145]\% = 0.21\%$ FSR

This is the absolute worst-case value when th[e AD5421 o](http://www.analog.com/ad5421?doc=AD5421.pdf)perates over the temperature range of −40°C to +105°C. An error of this value is very unlikely to occur because the temperature coefficients of the individual components do not exhibit the same drift polarity, and, therefore, an element of cancelation occurs. For this reason, the TC values should be added in a root of squares fashion.

A further improvement can be gained by performing a two-point calibration at zero scale and full scale, thus reducing the absolute errors of the voltage reference and RSET resistor to a combined error of 1 LSB or 0.0015% FSR. After performing this calibration, the total maximum error becomes

Total Error =

 $0.048\% + 0.0015\% + \sqrt{(0.0435\%)^2 + (0.029\%)^2} = 0.102\%$ FSR

To reduce this error value further, a voltage reference and RSET resistor with lower TC specifications must be chosen.

THERMAL AND SUPPLY CONSIDERATIONS

Th[e AD5421 i](http://www.analog.com/ad5421?doc=AD5421.pdf)s designed to operate at a maximum junction temperature of 125°C. To ensure reliable and specified operation over the lifetime of the product, it is important that the device not be operated under conditions that cause the junction temperature to exceed this value.

Excessive junction temperature can occur if th[e AD5421](http://www.analog.com/ad5421?doc=AD5421.pdf) experiences elevated voltages across its terminals while regulating the loop current at a high value. The resulting junction temperature depends on the ambient temperature.

[Table 25 p](#page-33-1)rovides the bounds of operation at maximum ambient temperature and maximum supply voltage. This information is displayed graphically in [Figure 52 a](#page-33-2)nd [Figure 53.](#page-33-3) These figures assume that the exposed paddle is connected to a copper plane of approximately 6 cm².

Figure 53. Maximum Supply Voltage vs. Ambient Temperature

Table 25. Thermal and Supply Considerations (External MOSFET Not Connected)

OUTLINE DIMENSIONS

