




1. SCOPE

1.1 Scope. This drawing documents the general requirements of a high performance 4 channel, 200 kilo samples per second (kSPS) 12 bit analog to digital with sequencer microcircuit, with an operating temperature range of -55°C to +125°C.

1.2 Vendor Item Drawing Administrative Control Number. The manufacturer's PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation:



1.2.1 Device type(s).

<u>Device type</u>	<u>Generic</u>	<u>Circuit function</u>
01	AD7923	4 channel, 200 kSPS 12 bit analog to digital with sequencer

1.2.2 Case outline(s). The case outline(s) are as specified herein.

<u>Outline letter</u>	<u>Number of pins</u>	<u>JEDEC PUB 95</u>	<u>Package style</u>
X	16	MO-153-AB	Plastic thin shrink small outline package

1.2.3 Lead finishes. The lead finishes are as specified below or other lead finishes as provided by the device manufacturer:

<u>Finish designator</u>	<u>Material</u>
A	Hot solder dip
B	Tin-lead plate
C	Gold plate
D	Palladium
E	Gold flash palladium
F	Tin-lead alloy (BGA/CGA)
Z	Other

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CAGE CODE 16236</b>	<b>DWG NO. V62/12647</b>
		REV C	PAGE 2

1.3 Absolute maximum ratings. 1/

Analog power supply voltage (AVDD) to analog ground (AGND) .....	-0.3 V to +7 V
Logic power supply input (VDRIVE) to GND .....	-0.3 V to AVDD + 0.3 V
Analog input voltage to AGND .....	-0.3 V to AVDD + 0.3 V
Digital input voltage to AGND .....	-0.3 V to 7 V
Digital output voltage to AGND .....	-0.3 V to AVDD + 0.3 V
Reference input (REFIN) to AGND .....	-0.3 V to AVDD + 0.3 V
Input current to any pin except supplies .....	±10 mA 2/
Power dissipation (PD) .....	450 mW
Junction temperature range (TJ) .....	150°C
Storage temperature range (TSTG) .....	-65°C to +150°C
Lead temperature, soldering :	
Vapor phase (60 seconds) .....	215°C
Infrared (15 seconds) .....	220°C
Lead free temperature, soldering reflow .....	260(+0) °C
Electrostatic discharge (ESD) .....	1.5 kV
Thermal impedance, junction to case(θJC) .....	27.6°C/W
Thermal impedance, junction to ambient (θJA) .....	150.4°C/W

1.4 Recommended operating conditions. 3/

Supply voltage (AVDD) range .....	+2.7 V to +5.25 V
Operating free-air temperature range (TA) .....	-55°C to +125°C

1/ Stresses beyond those listed under “absolute maximum rating” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2/ Transient currents of up to 100 mA do not cause silicon controlled rectifier (SCR) latch up.

3/ Use of this product beyond the manufacturers design rules or stated parameters is done at the user’s risk. The manufacturer and/or distributor maintain no responsibility or liability for product used beyond the stated limits.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CAGE CODE 16236</b>	<b>DWG NO. V62/12647</b>
		REV C	PAGE 3

## 2. APPLICABLE DOCUMENTS

JEDEC Solid State Technology Association

JEDEC PUB 95 – Registered and Standard Outlines for Semiconductor Devices

(Copies of these documents are available online at <https://www.jedec.org>.)

## 3. REQUIREMENTS

3.1 Marking. Parts shall be permanently and legibly marked with the manufacturer's part number as shown in 6.3 herein and as follows:

- A. Manufacturer's name, CAGE code, or logo
- B. Pin 1 identifier
- C. ESDS identification (optional)

3.2 Unit container. The unit container shall be marked with the manufacturer's part number and with items A and C (if applicable) above.

3.3 Electrical characteristics. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein.

3.4 Design, construction, and physical dimension. The design, construction, and physical dimensions are as specified herein.

3.5 Diagrams.

3.5.1 Load circuit for digital output timing specifications. The load circuit for digital output timing specifications shall be as shown in figure 1.

3.5.2 Case outline. The case outline shall be as shown in 1.2.2 and figure 2.

3.5.3 Terminal connections. The terminal connections shall be as shown in figure 3.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CAGE CODE 16236</b>	<b>DWG NO. V62/12647</b>
		REV C	PAGE 4

TABLE I. Electrical performance characteristics. 1/

Test	Symbol	Conditions 2/	Temperature, TA	Device type	Limits		Unit
					Min	Max	
Dynamic performance.		f <sub>IN</sub> = 50 kHz sine wave, f <sub>SCLK</sub> = 20 MHz					
Signal to (noise + distortion)	SINAD	At 5 V	-40°C to +85°C	01	70		dB
			+85°C to +125°C		69		
		At 3 V	-40°C to +125°C		69		
Signal to noise ratio	SNR		-55°C to +125°C	01	70		dB
Total harmonic distortion	THD	At 5 V	-55°C to +125°C	01		-77	dB
		At 3 V				-73	
Peak harmonic or spurious noise	SFDR	At 5 V	-55°C to +125°C	01		-78	dB
		At 3 V				-76	
Intermodulation distortion (IMD).		f <sub>A</sub> = 40.1 kHz, f <sub>B</sub> = 41.5 kHz					
Second order terms			-55°C to +125°C	01	-90 typical		dB
Third order terms			-55°C to +125°C	01	-90 typical		dB
Aperture delay			-55°C to +125°C	01	10 typical		ns
Aperture jitter			-55°C to +125°C	01	50 typical		ps
Channel to channel isolation		f <sub>IN</sub> = 400 kHz	-55°C to +125°C	01	-85 typical		dB
Full power bandwidth	FPBW	3 dB	-55°C to +125°C	01	8.2 typical		MHz
		0.1 dB			1.6 typical		
DC accuracy.							
Resolution			-55°C to +125°C	01	12		Bits
Integral nonlinearity			-55°C to +125°C	01		±1	LSB
Differential nonlinearity		Guaranteed no missed codes to 12 bits	-55°C to +125°C	01	-0.9	+1.5	LSB

See footnotes at end of table.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CAGE CODE 16236</b>	<b>DWG NO. V62/12647</b>
		REV C	PAGE 5

TABLE I. Electrical performance characteristics – Continued. 1/

Test	Symbol	Conditions 2/	Temperature, TA	Device type	Limits		Unit
					Min	Max	
DC accuracy – continued.							
0 V to REFIN input range		Straight binary output coding					
Offset error			-55°C to +125°C	01		±8	LSB
Offset error match			-55°C to +125°C	01		±0.5	LSB
Gain error			-55°C to +125°C	01		±1.5	LSB
Gain error match			-55°C to +125°C	01		±0.5	LSB
0 V to 2 x REFIN input range.		-REFIN to +REFIN biased about REFIN with two's complement output coding offset					
Positive gain error			-55°C to +125°C	01		±1.5	LSB
Positive gain error match			-55°C to +125°C	01		±0.5	LSB
Zero code error			-55°C to +125°C	01		±8	LSB
Zero code error match			-55°C to +125°C	01		±0.5	LSB
Negative gain error			-55°C to +125°C	01		±1	LSB
Negative gain error match			-55°C to +125°C	01		±0.5	LSB
Analog input.							
Input voltage range	VIN	Range bit set to 1	-55°C to +125°C	01	0	REFIN	V
		Range bit set to 0, AVDD = 4.75 V to 5.25 V			0	2 x REFIN	
DC leakage current			-55°C to +125°C	01		±1	µA
Input capacitance	CIN		-55°C to +125°C	01	20	typical	pF
Reference input.							
REFIN input voltage		±1% specified performance	-55°C to +125°C	01	2.5		V
DC leakage current			-55°C to +125°C	01		±1	µA
REFIN input impedance		fSAMPLE = 200 KSPS	-55°C to +125°C	01	36	typical	kΩ

See footnotes at end of table.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CAGE CODE 16236</b>	<b>DWG NO. V62/12647</b>
		<b>REV C</b>	<b>PAGE 6</b>

TABLE I. Electrical performance characteristics – Continued. 1/

Test	Symbol	Conditions <u>2/</u>	Temperature, T <sub>A</sub>	Device type	Limits		Unit
					Min	Max	
Logic inputs.							
Input high voltage	V <sub>INH</sub>		-55°C to +125°C	01	0.7 x V <sub>DRIVE</sub>		V
Input low voltage	V <sub>INL</sub>		-55°C to +125°C	01		0.3 x V <sub>DRIVE</sub>	V
Input current	I <sub>IN</sub>	V <sub>IN</sub> = 0 V or V <sub>DRIVE</sub>	-55°C to +125°C	01		±1	μA
Input capacitance <u>3/</u>	C <sub>IN +</sub>		-55°C to +125°C	01		10	pF
Logic outputs.							
Output high voltage	V <sub>OH</sub>	I <sub>SOURCE</sub> = 200 μA, AV <sub>DD</sub> = 2.7 V to 5.25 V	-55°C to +125°C	01	V <sub>DRIVE</sub> – 0.2		V
Output low voltage	V <sub>OL</sub>	I <sub>SINK</sub> = 200 μA	-55°C to +125°C	01		0.4	V
Floating state leakage current			-55°C to +125°C	01		±1	μA
Floating state <u>3/</u> output capacitance			-55°C to +125°C	01		1	pF
Output coding		Coding bit set to 0	-55°C to +125°C	01	Twos complement		
		Coding bit set to 1			Straight	natural binary	
Conversion rate.							
Conversion time		16 SCLK cycles, SCLK at 20 MHz	-55°C to +125°C	01		800	ns
Track and hold acquisition time		Sine wave input	-55°C to +125°C	01		300	ns
		Full scale step input				300	
Throughput rate			-55°C to +125°C	01		200	kSPS
Power requirements.							
Power supply input	AV <sub>DD</sub>		-55°C to +125°C	01	2.7	5.25	V
Logic power supply input	V <sub>DRIVE</sub>		-55°C to +125°C	01	2.7	5.25	V

See footnotes at end of table.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CAGE CODE 16236</b>	<b>DWG NO. V62/12647</b>
		REV C	PAGE 7

TABLE I. Electrical performance characteristics – Continued. 1/

Test	Symbol	Conditions 2/	Temperature, TA	Device type	Limits		Unit
					Min	Max	
Power requirements - continued.							
Power supply current (IDD). Digital inputs = 0 V or VDRIVE							
During conversion		AVDD = 4.75 V to 5.25 V, fSCLK = 20 MHz	-55°C to +125°C	01		2.7	mA
		AVDD = 2.7 V to 3.6 V, fSCLK = 20 MHz				2.0	
Normal mode (static)		AVDD = 2.7 V to 5.25 V, SCLK on or off	-55°C to +125°C	01	600 typical		µA
Normal mode (operational)		AVDD = 4.75 V to 5.25 V, fSCLK = 20 MHz, fsample = 200 kSPS	-55°C to +125°C	01		1.5	mA
		AVDD = 2.7 V to 3.6 V, fSCLK = 20 MHz, fsample = 200 kSPS				1.2	
Using auto shutdown mode		AVDD = 4.75 V to 5.25 V, fsample = 200 kSPS	-55°C to +125°C	01	900 typical		µA
		AVDD = 2.7 V to 3.6 V, fsample = 200 kSPS			650 typical		
Auto shutdown (static)		SCLK on or off	-55°C to +125°C	01		0.5	µA
Full shutdown mode		SCLK on or off	-55°C to +125°C	01		0.5	µA
Power dissipation.							
Normal mode (operational)		fsample = 200 kSPS, fSCLK = 20 MHz, AVDD = 5 V	-55°C to +125°C	01		7.5	mW
		fsample = 200 kSPS, fSCLK = 20 MHz, AVDD = 3 V				3.6	
Auto shutdown (static)		AVDD = 5 V	-55°C to +125°C	01		2.5	µW
		AVDD = 3 V				1.5	
Full shutdown mode		AVDD = 5 V	-55°C to +125°C	01		2.5	µW
		AVDD = 3 V				1.5	

See footnotes at end of table.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CAGE CODE 16236</b>	<b>DWG NO. V62/12647</b>
		REV C	PAGE 8



TABLE I. Electrical performance characteristics – Continued. 1/

Test	Symbol	Conditions <u>4/</u>	Temperature, T <sub>A</sub>	Device type	Limits		Unit
					Min	Max	
Timing specification. <u>5/</u>							
Clock frequency <u>6/</u>	f <sub>SCLK</sub>	AVDD = 3 V and 5 V	-55°C to +125°C	01	10		kHz
						20	MHz
Convert timing	t <sub>CONVERT</sub>	AVDD = 3 V and 5 V	-55°C to +125°C	01	16 x t <sub>SCLK</sub>		
Minimum quiet time required between $\overline{\text{CS}}$ rising edge and start of next conversion	t <sub>QUIET</sub>	AVDD = 3 V and 5 V	-55°C to +125°C	01	50		ns
$\overline{\text{CS}}$ to SCLK setup time	t <sub>2</sub>	AVDD = 3 V and 5 V	-55°C to +125°C	01	10		ns
Delay from $\overline{\text{CS}}$ <u>7/</u> until DOUT three state disabled	t <sub>3</sub>	AVDD = 3 V	-55°C to +125°C	01		35	ns
		AVDD = 5 V				30	
Data access time <u>7/</u> after SCLK falling edge	t <sub>4</sub>	AVDD = 3 V and 5 V	-55°C to +125°C	01		40	ns
SCLK low pulse width	t <sub>5</sub>	AVDD = 3 V and 5 V	-55°C to +125°C	01	0.4 x t <sub>SCLK</sub>		ns
SCLK high pulse width	t <sub>6</sub>	AVDD = 3 V and 5 V	-55°C to +125°C	01	0.4 x t <sub>SCLK</sub>		ns
SCLK to DOUT valid hold time	t <sub>7</sub>	AVDD = 3 V and 5 V	-55°C to +125°C	01	10		ns
SCLK falling edge <u>8/</u> to DOUT high impedance	t <sub>8</sub>	AVDD = 3 V	-55°C to +125°C	01	15	45	ns
		AVDD = 5 V			15	35	
DIN setup time prior to SCLK falling edge	t <sub>9</sub>	AVDD = 3 V and 5 V	-55°C to +125°C	01	10		ns
DIN hold time after SCLK falling edge	t <sub>10</sub>	AVDD = 3 V and 5 V	-55°C to +125°C	01	5		ns

See footnotes at end of table.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CAGE CODE 16236</b>	<b>DWG NO. V62/12647</b>
		<b>REV C</b>	<b>PAGE 9</b>

TABLE I. Electrical performance characteristics – Continued. 1/

Test	Symbol	Conditions <u>4/</u>	Temperature, T <sub>A</sub>	Device type	Limits		Unit
					Min	Max	
Timing specification - continued. <u>5/</u>							
16th SCLK falling edge to $\overline{\text{CS}}$ high	t <sub>11</sub>	AVDD = 3 V and 5 V	-55°C to +125°C	01	20		ns
Power up time from full power down / auto shutdown	t <sub>12</sub>	AVDD = 3 V and 5 V	-55°C to +125°C	01		1	μs

1/ Testing and other quality control techniques are used to the extent deemed necessary to assure product performance over the specified temperature range. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific parametric testing, product performance is assured by characterization and/or design.

2/ Unless otherwise specified, VDD = VDRIVE = 2.7 V to 5.25 V, REFIN = 2.5 V, and fSCLK = 20 MHz.

3/ Sample tested at 25°C to ensure compliance.

4/ Unless otherwise specified, VDD = 2.7 V to 5.25 V, VDRIVE ≤ AVDD, and REFIN = 2.5 V.

5/ Sample tested at 25°C to ensure compliance. All input signals are specified with tR = tF = 5 ns (10% to 90% of AVDD) and timed from a voltage level of 1.6 V, see figure1. The 3 V operating range spans from 2.7 V to 3.6 V. The 5 V operating range spans from 4.75 V to 5.25 V.

6/ The mark/space ratio for the SCLK input is 40 / 60 to 60 / 40.

7/ Measured with the load circuit of figure 1 and defined as the time required for the output to cross 0.4 V or 0.7 VDRIVE.

8/ t<sub>8</sub> is derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of figure 1. The measured number is then extrapolated back to remove the effects of charging or discharging the 50 pF capacitor. This means that the time, quoted in the timing characteristics t<sub>8</sub>, is the true bus relinquish time of the part and is independent of the bus loading.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CAGE CODE 16236</b>	<b>DWG NO. V62/12647</b>
		REV C	PAGE 10




FIGURE 1. Load circuit for digital output timing specifications.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/12647
		REV C	PAGE 11

Case X




FIGURE 2. Case outline.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CAGE CODE 16236	DWG NO. V62/12647
		REV C	PAGE 12

Case X – continued.

Symbol	Dimensions			
	Inches		Millimeters	
	Min	Max	Min	Max
A	---	.047	---	1.20
A1	.001	.005	0.05	0.15
b	.007	.011	0.19	0.30
c	.003	.007	0.09	0.20
D	.192	.200	4.90	5.10
E	.169	.177	4.30	4.50
E1	.251 BSC		6.40 BSC	
e	.025 BSC		0.65 BSC	
L	.017	.029	0.45	0.75

NOTES:

1. Controlling dimensions are millimeter, inch dimensions are given for reference only.
2. Falls within reference to JEDEC MO-153-AB.

FIGURE 2. Case outline - Continued.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CAGE CODE 16236</b>	<b>DWG NO. V62/12647</b>
		REV C	PAGE 13

Device type	01
Case outline	X
Terminal number	Terminal symbol
1	SCLK
2	DIN
3	$\overline{\text{CS}}$
4	AGND
5	AVDD
6	AVDD
7	REFIN
8	AGND
9	VIN <sup>3</sup>
10	VIN <sup>2</sup>
11	VIN <sup>1</sup>
12	VIN <sup>0</sup>
13	AGND
14	DOUT
15	VDRIVE
16	AGND

FIGURE 3. Terminal connections.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CAGE CODE 16236</b>	<b>DWG NO. V62/12647</b>
		REV C	PAGE 14

Terminal symbol	Description
SCLK	Serial clock. Logic input. SCLK provides the serial clock for accessing data from the part. This clock input is also used as the clock source for the device conversion process.
DIN	Data in. Logic input. Data to be written to the control register is provided on this input and is clocked into the register on the falling edge of SCLK.
$\overline{\text{CS}}$	Chip select. Active low logic input. This input provides the dual function of initiating conversions on the device and framing the serial data transfer.
AGND	Analog ground. Ground reference point for all circuitry on the device. All analog/digital input signals and any external reference signal should be referred to this AGND voltage. All AGND pins should be connected together.
AVDD	Analog power supply input. The AVDD range for the device is from 2.7 V to 5.25 V. For the 0 V to 2 x REFIN range, AVDD should be from 4.75 V to 5.25 V.
REFIN	Reference input for the device. An external reference must be applied to this input. The voltage range for the external reference is 2.5 V $\pm$ 1% for specified performance.
VIN <sup>0</sup> to VIN <sup>3</sup>	Analog input 0 through analog input 3. Four single ended analog input channels that are multiplexed into the on chip track and hold. The analog input channel to be converted is selected by using the address bits ADD1 through ADD0 of the control register. The address bits, in conjunction with the SEQ1 and SEQ0 bits, allow the sequencer register to be programmed. The input range for all input channels can extend from 0 V to REFIN or 0 V to 2 x REFIN as selected via the RANGE bit in the control register. Any used input channels should be connected to AGND to avoid noise pickup.
DOUT	Data out. Logic out. The conversion result from the device is provided on this output as serial data stream. The device data stream consists of two leading 0's and two address bits indicating which channel the conversion result corresponds to, followed by the 12 bits of conversion data, which is provided by MSB first. The output coding can be selected as straight binary or twos complement via the coding bit in the control register. The bits are clocked out on the device on the SCLK falling edge.
VDRIVE	Logic power supply input. The voltage supplied at this pin determines at which voltage the serial interface of the device operates.

FIGURE 3. Terminal connections - continued.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CAGE CODE 16236</b>	<b>DWG NO. V62/12647</b>
		REV C	PAGE 15