

Single-Channel, Software Configurable Input and Output with HART Modem

FEATURES

- ► Single-channel software configurable input and output
- \triangleright Multiple configurable modes to a single pin
	- ► Voltage input
	- ► Current input
	- ► Voltage output
	- ► Current output
	- ► Digital input
	- ► Digital output
	- ► 2-wire, 3-wire, or 4-wire RTD measurements
	- ► Thermocouple measurement
- ► Overvoltage tolerant on screw terminal facing pins, powered or unpowered
- ► Auxiliary high voltage sense pins
- ► 10 ppm/°C reference temperature coefficient
- ► 16-bit, Σ-∆ ADC with optional 50 Hz and 60 Hz rejection
- ► 14-bit monotonic DAC
- ► Unipolar and bipolar capability
- ► Integrated HART modem
- ► On-chip diagnostics including open-circuit and short-circuit detection
- ► Internal temperature sensor, ±5°C accuracy
- ► SPI-compatible
- ► Wide power supply range
- ► Programmable power control
- ► Temperature range: −40°C to +105°C
- ► [48-lead LFCSP](#page--1-0)

APPLICATIONS

- ► Isolated industrial control systems
- ► Process control
- ► Factory automation
- ► Building control systems

FUNCTIONAL BLOCK DIAGRAM

Figure 1. Functional Block Diagram

GENERAL DESCRIPTION

The AD74115H is a single-channel, software-configurable, input and output device for industrial control applications. The AD74115H provides a wide range of use cases, integrated on a single chip. These use cases include analog output, analog input, digital output, digital input, resistance temperature detector (RTD), and thermocouple measurement capability. The AD74115H also has an integrated HART modem. A serial peripheral interface (SPI) is used to handle all communications to the device, including communications with the HART modem. The digital input and digital outputs can be accessed via the SPI or the general-purpose input and output (GPIO) pins to support higher speed data rates.

The device features a 16-bit, Σ-Δ analog-to-digital converter (ADC) and a 14-bit digital-to-analog converter (DAC). The AD74115H contains a high accuracy 2.5 V on-chip reference that can be used as the DAC and ADC reference.

Power and isolation can be provided using the [ADP1034](https://www.analog.com/ADP1034) companion product. When using the ADP1034 and AD74115H together, programmable power control (PPC) is available on the positive analog supply, AVDD, which allows for an optimized power solution in the end application. An on-chip charge pump can be enabled if unipolar capability is required.

COMPANION PRODUCTS

- ► **Power and Data Isolation with PPC: [ADP1034](https://www.analog.com/adp1034)**
- ► **Voltage Reference: [ADR4525](https://analog.com/adr4525)**

Rev. 0

[DOCUMENT FEEDBACK](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=AD74115H.pdf&product=AD74115H&rev=0)

[TECHNICAL SUPPORT](http://www.analog.com/en/content/technical_support_page/fca.html)

Information furnished by Analog Devices is believed to be accurate and reliable "as is". However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

REVISION HISTORY

8/2022—Revision 0: Initial Version

VOLTAGE OUTPUT

AVDD = +6 V to +28.8 V, AVSS = −2.5 V to −18 V, AGND = DGND = 0 V, REFIN = +2.5 V (ideal), DVCC = +2.7 V to +5.5 V, AVCC = +4.5 V to +5.5 V, and all specifications are at T_A = −40°C to +105°C, unless otherwise noted. The sense resistor (R_{SENSE}) = 100 Ω (ideal), the load resistor (R_{LOAD}) = 100 kΩ, and the load capacitor (C_{LOAD}) = 4.7 nF per the recommended configuration. Note that the headroom specification for AVDD and AVSS must be considered when setting supply voltages.

Table 1. Voltage Output

¹ Guaranteed by design and characterization.

CURRENT OUTPUT (IOUT) AND IOUT WITH HART

AVDD = +6 V to +28.8 V, AVSS = −2.5 V to −18 V, AGND = DGND = 0 V, REFIN = +2.5 V (ideal), DVCC = +2.7 V to +5.5 V, AVCC = +4.5 V to +5.5 V, and all specifications are at T_A = −40°C to +105°C, unless otherwise noted. R_{SENSE} = 100 Ω (ideal), R_{LOAD} = 250 Ω, and C_{LOAD} = 4.7 nF per the recommended configuration. Note that the headroom specification for AVDD must be considered when setting supply voltages.

Table 2. Current Output (I_{OUT}) and I_{OUT} with HART

Table 2. Current Output (IOUT) and IOUT with HART

 1 R_{SENSE} accuracy directly impacts the TUE and gain error.

² Guaranteed by design and characterization.

VOLTAGE INPUT

AVDD = +6 V to +28.8 V, AVSS = −2.5 V to −18 V, AGND = DGND = 0 V, REFIN = +2.5 V (ideal), DVCC = +2.7 V to +5.5 V, AVCC = +4.5 V to +5.5 V, and all specifications are at T_A = −40°C to +105°C, unless otherwise noted. R_{SENSE} = 100 Ω (ideal), and C_{LOAD} = 4.7 nF per the recommended configuration. Note that the required input range for AVDD and AVSS must be considered when setting the supply voltages.

Table 3. Voltage Input

¹ Guaranteed by design and characterization.

CURRENT INPUT EXTERNALLY POWERED AND CURRENT INPUT EXTERNALLY POWERED WITH HART

AVDD = +6 V to +28.8 V, AVSS = −2.5 V to −18 V, AGND = DGND = 0 V, REFIN = +2.5 V (ideal), DVCC = +2.7 V to +5.5 V, AVCC = +4.5 V to +5.5 V, and all specifications are at T_A = −40°C to +105°C, unless otherwise noted. R_{SENSE} = 100 Ω (Ideal), and C_{LOAD} = 4.7 nF per the recommended configuration.

 1 R_{SFNSF} accuracy directly impacts the TUE and gain error.

² Guaranteed by design and characterization.

CURRENT INPUT LOOP POWERED AND CURRENT INPUT LOOP POWERED WITH HART

AVDD = +6 V to +28.8 V, AVSS = −2.5 V to −18 V, AGND = DGND = 0 V, REFIN = +2.5 V (ideal), DVCC = +2.7 V to +5.5 V, AVCC = +4.5 V to +5.5 V, and all specifications are at T_A = −40°C to +105°C, unless otherwise noted. R_{SENSE} = 100 Ω (iIdeal), and C_{LOAD} = 4.7 nF per the recommended configuration. Note that the headroom specification for AVDD must be considered when setting supply voltages.

Table 5. Current Input Loop Powered and Current Input Loop Powered with HART

 1 R_{SENSE} accuracy directly impacts the TUE and gain error.

² Guaranteed by design and characterization.

RESISTANCE 2-WIRE MEASUREMENT

AVDD = +6 V to +28.8 V, AVSS = −2.5 V to −18 V, AGND = DGND = 0 V, REFIN = +2.5 V (ideal), DVCC = +2.7 V to +5.5 V, AVCC = +4.5 V to +5.5 V, and all specifications are at T_A = −40°C to +105°C, unless otherwise noted. R_{SENSE} = 100 Ω (ideal), and C_{LOAD} = 4.7 nF per the recommended configuration.

Table 6. Resistance 2-Wire Measurement

¹ Guaranteed by design and characterization.

3-WIRE RTD MEASUREMENT

AVDD = +6 V to +28.8 V, AVSS = −2.5 V to −18 V, AGND = DGND = 0 V, REFIN = +2.5 V (ideal), DVCC = +2.7 V to +5.5 V, AVCC = +4.5 V to +5.5 V, and all specifications are at T_A = −40°C to +105°C, unless otherwise noted. R_{SENSE} = 100 Ω (ideal) and C_{LOAD} = 4.7 nF per the recommended configuration.

Table 7. 3-Wire RTD Measuremen

¹ Guaranteed by design and characterization.

4-WIRE RTD MEASUREMENT

AVDD = +6 V to +28.8 V, AVSS = −2.5 V to −18 V, AGND = DGND = 0 V, REFIN = +2.5 V (ideal), DVCC = +2.7 V to +5.5 V, AVCC = +4.5 V to +5.5 V, and all specifications are at T_A = −40°C to +105°C, unless otherwise noted. R_{SENSE} = 100 Ω (ideal) and C_{LOAD} = 4.7 nF per the recommended configuration.

Table 8. 4-Wire RTD Measurement

Table 8. 4-Wire RTD Measurement

¹ Guaranteed by design and characterization.

DIGITAL INPUT LOGIC

AVDD = +6 V to +28.8 V, AVSS = −2.5 V to −18 V, AGND = DGND = 0 V, REFIN = +2.5 V (ideal), DVCC = +2.7 V to +5.5 V, AVCC = +4.5 V to +5.5 V, and all specifications are at T_A = −40°C to +105°C, unless otherwise noted. R_{SENSE} = 100 Ω (ideal) and C_{LOAD} = 4.7 nF per the recommended configuration.

Table 9. Digital Input Logic

¹ Guaranteed by design and characterization.

DIGITAL INPUT LOOP POWERED

AVDD = +6 V to +28.8 V, AVSS = −2.5 V to −18 V, AGND = DGND = 0 V, REFIN = +2.5 V (ideal), DVCC = +2.7 V to +5.5 V, AVCC = +4.5 V to +5.5 V, and all specifications are at T_A = −40°C to +105°C, unless otherwise noted. R_{SENSE} = 100 Ω (ideal) and C_{LOAD} = 4.7 nF per the recommended configuration. Note that the headroom specification for AVDD must be considered when setting supply voltages.

Table 10. Digital Input Loop Powered

¹ Guaranteed by design and characterization.

DIGITAL OUTPUTS (SOURCING AND SINKING)

DO_VDD = +10 V to +35 V, AVDD = +6 V to +28.8 V, AVSS = −2.5 V to −18 V, AGND = DGND = 0 V, REFIN = +2.5 V (ideal), DVCC = +2.7 V to +5.5 V, AVCC = +4.5 V to +5.5 V, and all specifications are at T_A = −40°C to +105°C, unless otherwise noted. C_{LOAD} = 4.7 nF per the recommended configuration.

Table 11. Digital Outputs (Sourcing and Sinking)

Table 11. Digital Outputs (Sourcing and Sinking)

¹ Guaranteed by design and characterization.

ADC SPECIFICATIONS

AVDD = +6 V to +28.8 V, AVSS = −2.5 V to −18 V, AGND = DGND = 0 V, REFIN = +2.5 V (ideal), DVCC = +2.7 V to +5.5 V, AVCC = +4.5 V to +5.5 V, and all specifications are at T_A = −40°C to +105°C, unless otherwise noted. R_{SENSE} = 100 Ω (ideal) and C_{LOAD} = 4.7 nF per the recommended configuration. Note that the required input range for AVDD and AVSS must be considered when setting the supply voltages.

Table 12. ADC Specifications

¹ Guaranteed by design and characterization; not production tested.

HART MODEM COMMUNICATIONS

AVDD = +6 V to +28.8 V, AVSS = −2.5 V to −18 V, AGND = DGND = 0 V, REFIN = +2.5 V (ideal), DVCC = +2.7 V to +5.5 V, AVCC = +4.5 V to +5.5 V, and all specifications are at T_A = −40°C to +105°C, unless otherwise noted. R_{SENSE} = 100 Ω (ideal), R_{LOAD} = 250 Ω, and C_{LOAD} = 4.7 nF per the recommended configuration.

Table 13. HART Modem Communications

Table 13. HART Modem Communications

¹ Guaranteed by design and characterization; not production tested.

GENERAL SPECIFICATIONS

AVDD = +6 V to +28.8 V, AVSS = −2.5 V to −18 V, AGND = DGND = 0 V, REFIN = +2.5 V (ideal), DVCC = +2.7 V to +5.5 V, AVCC = +4.5 V to +5.5 V, and all specifications are at T_A = −40°C to +105°C, unless otherwise noted. R_{SENSE} = 100 Ω (ideal) and C_{LOAD} = 4.7 nF per the recommended configuration.

Table 14. General Specifications

Table 14. General Specifications

Table 14. General Specifications

¹ Guaranteed by design and characterization.

 2 If the charge pump is enabled, connect the CP_OUT pin to AVSS and ensure that there is no other source on AVSS.

TIMING CHARACTERISTICS

SPI Timing Specifications

AVDD = +6 V to +28.8 V, AVSS = −2.5 V to −18 V, AGND = DGND = 0 V, REFIN = +2.5 V (ideal), DVCC = +2.7 V to +5.5 V, AVCC = +4.5 V to +5.5 V, SDO C_{LOAD} = 30 pF, and all specifications are at T_A = −40°C to +105°C, unless otherwise noted.

Table 15. SPI Timing Specifications

¹ All input signals are specified with t_R= t_F= 5 ns (10% to 90% of the voltage on the DVCC pin (V_{DVCC})) and timed from a voltage level of V_{DVDD}/2.

² Guaranteed by design and characterization; not production tested.

³ Charge pump voltage decays while in reset.

⁴ See [Figure 53.](#page-59-0)

SPI Timing Diagram

Figure 2. SPI Timing Diagram

One-Wire Serial Interface (OWSI) Timing Specifications

AVDD = +6 V to +28.8 V, AVSS = −2.5 V to −18 V, AGND = DGND = 0 V, REFIN = +2.5 V (ideal), DVCC = +2.7 V to +5.5 V, AVCC = +4.5 V to +5.5 V, PPC_CTRL C_{LOAD} = 30 pF, and all specifications are at T_A = −40°C to +105°C, unless otherwise noted.

Table 16. OWSI Timing Specifications

Parameter ^{1, 2}	Description	Min	Max	Unit
t _{PPC1}	Bit period	4900		ns
t _{PPC2}	Start detect high time	140	260	ns
t _{PPC3}	Start detect low time	140	260	ns
t _{PPC4}	Start detect time (time for two successive pulses)	450	750	ns
t _{PPC5}	Logic low time	300	500	ns
t _{PPC6}	Logic high time	3400	4000	ns
t _{PPC7}	OWSI subordinate control start time	500	2200	ns
t _{PPC8}	OWSI subordinate control end time	2700	4500	ns
t _{PPC9}	Time when the OWSI main takes back control of the bus when there is no OWSI subordinate response	3400	3600	ns
t _{PPC10}	Time when the OWSI main takes back control of the bus when the OWSI subordinate responds by pulling low		2700	ns

¹ All input signals are specified with t_R= fall time t_F = 5 ns (10% to 90% of the voltage on the DVDD pin (V_{DVDD})) and timed from a voltage level of V_{DVDD}/2.

² Guaranteed by design and characterization; not production tested.

OWSI Timing Diagram

Figure 3. OWSI Timing Diagram for a Successful Transmission

Refer to the [One-Wire Serial Interface](#page-71-0) section for more information.

ABSOLUTE MAXIMUM RATINGS

 T_A = 25°C unless otherwise noted.

Table 17. Absolute Maximum Ratings

 $1 x = A, B, C, and D.$

 2 It is important to manage the power dissipation of the AD74115H to ensure that the maximum T_J is not violated. It is also recommended to enable the thermal shutdown function to avoid damage to the AD74115H.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.

θ_{JA} is the junction to ambient thermal resistance. $θ_{JC}$ is the junction to case thermal resistance.

Table 18. Thermal Resistance

¹ Based on simulated data using a JEDEC 2S2P thermal test board with a 5 \times 5 array of thermal vias in a JEDEC natural convection environment. See JEDEC specification JESD-51 for details.

 2 Measured at the exposed paddle surface with the cold plate in direct contact with the package top surface.

ELECTROSTATIC DISCHARGE (ESD) RATINGS

The following ESD information is provided for handling of ESD-sensitive devices in and ESD-protected area only.

Human body model (HBM) per ANSI/ESDA/JEDEC JS-001.

ESD Ratings for the AD74115H

Table 19. AD74115H, 48-Lead LFCSP

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Figure 4. Pin Configuration

Table 20. Pin Function Description

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Table 20. Pin Function Description

Connect the recommended decoupling capacitors shown in [Table 36.](#page-74-0)

VOLTAGE OUTPUT

TYPICAL PERFORMANCE CHARACTERISTICS

Figure 5. Screw Terminal Voltage (VSCREW) and SYNC Pin Voltage (VSYNC) vs. Time on Voltage Output Enabled

Figure 6. Full-Scale Positive Step with C_{COMP} Connected

Figure 7. Full-Scale Positive Step Without CCOMP

Figure 8. Output Voltage Change (V_{OUT, DELTA}) vs. Source and Sink Current

CURRENT OUTPUT (IOUT)

TYPICAL PERFORMANCE CHARACTERISTICS

Figure 9. Screw Terminal Voltage (VSCREW) and SYNC Pin Voltage (VSYNC) vs. Time on Current Output Enable

Figure 10. Current Output (I_{OUT}) and SYNC Pin Voltage (V_{SYNC}) vs. Time

Figure 11. IOUT Settling Time with Inductive Load and with and Without Slew Rate Enabled

Figure 12. AVDD Voltage Headroom vs. IOUT

RESISTANCE MEASUREMENT

Figure 13. 2-Wire Resistance Measurement Accuracy

Figure 14. Resistance Measurement Resolution vs. Resistance Value

Figure 15. 3-Wire RTD Measurement Error

Figure 16. 4-Wire RTD Measurement Error

REFERENCE

Figure 17. Voltage Reference vs. Temperature

Figure 18. Peak-to-Peak Noise (0.1 Hz to 10 Hz Bandwidth)

Figure 19. Peak-to-Peak Noise (100 kHz Bandwidth)

Figure 20. ADC Noise Histogram with Output Data Rate (ODR) = 10 SPS

Figure 22. ADC Noise Histogram with ODR = 1.2 kSPS

Figure 23. ADC Noise Histogram with ODR = 4.8 kSPS

Figure 24. ADC Noise Histogram with ODR = 9.6 kSPS

DIGITAL OUTPUT

Figure 25. Digital Output Programmable Short-Circuit Activation

Figure 26. Demagnetization Strategy for Inductive Loads (LLOAD)

Figure 29. Carrier Detect On Time (Assertion of ALERT Pin)

Figure 30. Carrier Detect Off Time (Till ALERT Pin Change to High)

OTHERS

Figure 31. Function of Current Leakage Compensation

TERMINOLOGY

ADC Offset Error

For unipolar input ranges, ADC offset error is the deviation in LSBs from the zero-scale code (0x0000) when inputs are shorted, 0 V.

For bipolar input ranges, ADC offset error is the deviation in LSBs from the midscale code (0x8000) when inputs are shorted, 0 V.

ADC Gain Error

Gain error applies to both unipolar and bipolar ranges. Gain error is a measure of the span error of the ADC.

For input ranges, gain error is defined as the full-scale error minus the zero-scale error. The error is expressed in ppm FSR.

DAC Offset Error

Offset error is the deviation of the analog output from the ideal zero-scale output when the DAC output register is loaded with 0x0. The offset error is expressed in mV.

DAC Bipolar Zero Error

Bipolar zero error is the deviation of the analog output from the ideal midscale output of 0 V when the DAC output register is loaded with 0x2000. This error applies only to bipolar output ranges.

DAC Gain Error

Gain error is a measure of the span error of the DAC. This error is the deviation in slope of the DAC transfer characteristic from the ideal expressed in % FSR.

Total Unadjusted Error (TUE)

TUE is the maximum deviation of the output from the ideal. TUE includes INL, offset, gain error, and internal reference error.

Figure 32. Detailed Functional Block Diagram

The AD74115H is a single-channel, software configurable input and output that is designed to meet the requirements of isolated process control and factory automation applications. The device provides a fully integrated single chip solution for input and output operation. The AD74115H features a 16-bit, Σ-Δ ADC and a 14-bit DAC, and the device is packaged in a [7 mm × 7 mm, 48-lead](#page--1-0) [LFCSP](#page--1-0). The AD74115H also includes an integrated HART modem.

The channel is configured by writing to the configuration registers. Users can refine the default configurations of each operation mode via the AD74115H register map. See Figure 32 for a detailed functional block diagram of the AD74115H.

ROBUST ARCHITECTURE

The AD74115H system is robust in noisy environments and can withstand overvoltage scenarios such as miswire and surge events. On-chip line protectors ensure that the I/OP screw terminal does not provide power to the IC when brought to a higher potential than the AVDD pin.

The recommended external components shown in Figure 32 and [Table 36](#page-74-0), including the TVS, are selected to withstand surges on the input and output terminals.

With the recommended components, the I/OP and I/ON screw terminals tolerate overvoltages up to $dc \pm 36$ V (limited by the external TVS).

A cyclic redundancy check (CRC) function is built into the SPI to ensure error free communications in noisy environments.

POWER SUPPLIES AND REFERENCE

Four external voltage supply rails are required to power up the AD74115H: V_{AVDD} , which is the positive analog supply, V_{AVSS} , which is the negative analog supply, V_{AVCC} , which is the low voltage

analog supply, and V_{DVCC} , which is the digital supply. See [Table](#page-14-0) [14](#page-14-0) for the voltage range of the three external supplies and the associated conditions.

Powering on the AD74115H

When powering up the AD74115H, apply ground connections first. After power-up, the user must wait for the device power-up time (see [Table 14](#page-14-0)) before any transaction to the device can take place.

Upon initial power-up or a device reset of the AD74115H, the output channel is disabled and placed in a high impedance state by default.

Charge Pump

The AD74115H has an internal charge pump that can be enabled to provide AVSS, the negative voltage supply. When only unipolar capability is required, the charge pump can eliminate the requirement for the external AVSS supply voltage. Enable the charge pump using the CPUMP_EN bit. For correct operation, the charge pump requires an external capacitor (CPUMP fly capacitor) between the CPUMP_N pin and CPUMP_P pin. Externally connect the CP_OUT pin to AVSS.

If using the charge pump, take care not to apply an external supply to the AVSS pin.

When the charge pump is enabled, the ±12V bipolar output range is disabled.

Reference

The AD74115H can operate with either an external or an internal reference. The reference input requires 2.5 V for the AD74115H to function correctly. The reference voltage is internally buffered before being applied to the DAC and the ADC. If using the internal reference, the REFIN pin must be tied to the REFOUT pin.

DEVICE FUNCTIONS

The following sections describe the various programmable device functions of the AD74115H with block diagrams and guidelines on how to interpret the ADC results if converting with the default settings. These functions are programmed within the CH_FUNC_SET-UP register.

Each device function is configured with default measurement settings. However, users can adjust these settings as required within the register map.

High Impedance

High impedance is the default function upon power-up or after a device reset.

If a channel is held in high impedance for an extended time, such as when the analog input and output functions are not in use, it is recommended to enable a sinking burnout current of 1 μA. Enable the burnout current by programming the following bits in the I_BURNOUT_CONFIG register:

- ► BRN_VIOUT_EN to 1
- ► BRN_VIOUT_POL to 0
- ► BRN_VIOUT_CURR to 100 binary

Interpreting ADC Data

In high impedance mode, the ADC, by default, measures the voltage across the screw terminals (I/OP to I/ON) in a 0 V to 12 V range. Use the following equation to calculate the ADC measurement result:

VADC = (*ADC_CODE*/65,536) × *Voltage Range*

where:

V_{ADC} is the measured voltage in volts. ADC CODE is the value of the ADC_RESULT1 register. *Voltage Range* is the measurement range of the ADC and is 12 V.

Voltage Output

The voltage output amplifier can generate unipolar or bipolar voltages in the 0 V to +12 V and ±12 V, ranges respectively. Each range has 14 bits of resolution. The voltage on the low-side of the R_{SENSE} is sensed on the SENSEL pin via a 2 kΩ resistor, which closes the feedback loop and maintains stability.

In voltage output mode, the output range is set to 0 V to 12 V by default. To select bipolar mode, use the following sequence:

- ► Write 0x2000 to the DAC CODE register to ensure 0 V output.
- ► Set the VOUT_RANGE bit in the OUTPUT_CONFIG register to 1 for bipolar outputs.
- \triangleright Select the voltage output use case in the CH FUNC bits, CH_FUNC_SETUP register.

[Figure 33](#page-33-0) shows the current, voltage, and measurement paths of the voltage output mode.

Figure 33. Voltage Output Mode Configuration

Short-Circuit Detection

There are two available short-circuit limits that can be selected by setting the I_LIMIT bit in the OUTPUT_CONFIG registers. See [Table 1](#page-2-0) for the specified short-circuit current values. If the selected short-circuit limit is reached on a channel, a voltage output short-circuit error is flagged for that channel, and the ALERT pin asserts.

Interpreting ADC Data

In voltage output mode, the ADC, by default, measures the current through the R_{SENSE} in a -25 mA to +25 mA range. Use the ADC measurement result to calculate the current through the R_{SENSE} with the following equation:

$$
I_{RSENSE} = \frac{(V_{MIN} + ((\frac{ADC_CODE}{65,536}) \times Voltage Range))}{R_{SENSE}}
$$

where:

 $I_{R_{SE NSE}}$ is the measured current in amps. A negative current indicates that the current is sourced from the AD74115H. A positive current indicates that the AD74115H is sinking the current. *VMIN* is the minimum voltage of the selected ADC range, which is −2.5 V by default.

ADC_CODE is the value of the ADC_RESULT1 register. *Voltage Range* is the full span of the ADC range, which is 5 V. R_{SENSE} is the R_{SENSE} resistor, which is 100 Ω.

Current Output

In current output mode, the DAC provides a current output on the VIOUT pin that is regulated by sensing the differential voltage across R_{SENSE} by using the SENSEL and SENSEH pins.

> — CURRENT PATH
— VOLTAGE PATH
— MEASUREMENT PATH **REFIN AVDD** AD74115H HART_RX **HART**
MODEM HART TX_OUT ╬ 专 .
<u>HART TX IN</u> $\sqrt{\frac{CCOMP}{CCOMP}}$ AGND 14 DAC \mathbb{R} **VIOUT INPUT
SHIFT
REGISTER
AND
DIGITAL
LOGIC
AND
POR SENSEH** $\begin{array}{c} \mathsf{R}_{\mathsf{SENSE}} = \\ 100 \Omega, \, 0.1 \% \\ 10 \mathrm{ppm}/^{\circ}\mathsf{C} \end{array}$ **SENSEHR** \bigotimes $\frac{1}{\sqrt{}}$
AGND $\n \begin{array}{c}\n 3 \overline{\text{NNC}} & \rightarrow \\
> \text{SCLK} & \rightarrow \\
> \text{SDL} & \rightarrow \\
> \text{SDL} & \rightarrow\n \end{array}$ **CHANNEL**
MUX 16 MAIN
DAC 5_{nl} VALVE SENSEL $$50$ SENSELF \blacktriangleright TVS **AGND_SENSE** Ø $\frac{1}{\sqrt{2}}$ NOM AGND 35

Figure 34 shows the current, voltage, and measurement paths of the current output mode.

Open-Circuit Detection

In current output mode, if the headroom voltage falls below the compliance voltage (specified in [Table 2\)](#page-3-0), due to an open-loop circuit on the channel, a current output open-circuit error is flagged for that channel, and the \overline{ALERT} pin asserts. If V_{AVDD} is insufficient to drive the programmed current output, the open-circuit error is flagged.

Interpreting ADC Data

In current output mode, the ADC, by default, is configured to measure the voltage across the screw terminals (I/OP to I/ON) in a 0 V to 12 V range. Use the ADC measurement result to calculate the voltage across these screw terminals by using the following equation:

VADC = (*ADC_CODE*/65,536) × *Voltage Range*

where:

VADC is the measured voltage in volts. ADC_CODE is the value of the ADC_RESULT1 register. *Voltage Range* is the measurement range of the ADC and is 12 V.

Current Output Mode with HART Compatibility

Current output mode with HART is compatible with HART transmit functionality when users enable the HART compliant slew option via the SLEW EN bit in the OUTPUT CONFIG register.

Voltage Input

In voltage input mode, the voltage across the screw terminals (I/OP to I/ON) is measured by the ADC via the SENSELF and the AGND_SENSE pins. It is essential to connect the AGND_SENSE pin as close as possible to the I/ON screw terminal to ensure an accurate voltage measurement. Figure 35 shows the current and measurement paths of the voltage input mode.

In voltage input mode, the voltage can be measured in a \pm 12 V range. However, there is also an option to measure the I/OP screw terminal voltage using the diagnostics function. The diagnostics function allows the voltage to be measured across the full supply rails.

Figure 35. Voltage Input Mode Configuration
Open-Circuit Detection

Programmable burnout currents can be used to detect an open circuit in voltage input mode (see the [Burnout Currents](#page-65-0) section). Configure the VIOUT pin with the required burnout current by writing to the I_BURNOUT_CONFIG register. If the I/OP screw terminal is floating, the SENSELF pin is pulled to the supply rail, and the ADC result generates a conversion error.

Interpreting ADC Data

In voltage input mode, the ADC, by default, is configured to measure the voltage across the screw terminals (I/OP to I/ON) in a 0 V to 12 V range. A different range can be selected using the CONV1_RANGE bits in the ADC_CONFIG register. Use the ADC measurement result to calculate the voltage across these screw terminals by using the following equation:

VADC = *VMIN* + (*ADC_CODE*/65,536) × *Voltage Range*

where:

VMIN is the minimum input voltage of the selected ADC range and is 0 V by default.

VADC is the measured voltage in volts. ADC CODE is value of the ADC_RESULT1 register. *Voltage Range* is the measurement range of the ADC and is 12 V.

Thermocouple Measurement

Voltage input mode can measure the voltage of a thermocouple when the thermocouple is connected across the screw terminals (I/OP to I/ON). To accurately measure the thermocouple voltage, select the ±104 mV input range via the ADC CONFIG register in voltage input mode.

Current Input, Externally Powered

In current input, externally powered mode, the AD74115H provides a current-limited path to ground via the VIOUT pin for an external current source. The 16-bit, Σ-∆ ADC is configured to measure the current through R_{SFNSF} . The current is measured by digitizing the voltage across R_{SENSE} via the SENSEHF and the SENSELF pins. Figure 36 shows the current and measurement paths of the current input, externally powered mode.

Figure 36. Current Input, Externally Powered Mode Configuration

Short-Circuit Protection and Detection

The maximum short-circuit limit is 35 mA in current input, externally powered mode to protect the external circuitry and to limit the power dissipated on the AD74115H device.

In current input, externally powered mode, the digital input comparator is enabled by default to detect a short-circuit condition. The digital input comparator is enabled with a threshold voltage of AVDD/2. In normal operation, the voltage on I/OP is typically within 5 V of ground. If the current source attempts to sink more than 35 mA into the AD74115H, the voltage on the SENSEL pin instantly ramps. When the voltage on the I/OP screw terminal is more than the programmed threshold voltage, the comparator trips, setting the ANALOG IO SC bit in the ALERT STATUS register.

Interpreting ADC Data

In current input mode, the ADC, by default, measures the current flowing from the I/OP screw terminal into the AD74115H through the R_{SENSE} in a 25 mA range. Use the ADC measurement current to calculate the current through the R_{SENSE} with the following equation:

where:

 $I_{R_{SENSE}}$ is the measured current in amps.

ADC_CODE is the value of the ADC_RESULT1 register. *Voltage Range* is the full span of the ADC range and is 2.5 V. *RSENSE* is the sense resistor, which is set to 100 Ω.

Current Input, Externally Powered with HART Mode

This mode is a HART-compatible version of the current input, externally powered mode. The input impedance is set to a minimum of 230 $Ω$ to be compliant with the HART receive impedance.

Current Input, Loop Powered

In current input loop powered mode, the AD74115H provides a current-limited voltage to the I/OP screw terminal. The current is measured by digitizing the voltage across R_{SENSE} via the SENSEHF and the SENSELF pins. Figure 37 shows the current, voltage, and measurement paths of the current input, loop powered mode.

Figure 37. Current Input, Loop Powered Mode Configuration

Short-Circuit Protection and Detection

The current from the AD74115H is limited by the programmable DAC code.

In current input loop powered mode, the digital input comparator is enabled by default to detect a short circuit.

The digital input comparator is enabled with a threshold voltage of AVDD/2 and with the output inverted. During normal operation, the voltage on I/OP is typically within 5 V of the V_{AVDD} . If the load is short circuited to ground, the voltage on the I/OP is pulled to ground. When the voltage on the I/OP screw terminal falls to less than the programmed threshold level, the comparator trips low, setting the ANALOG_IO_SC bit in the ALERT_STATUS register.

Interpreting ADC Data

In current input loop, powered mode, the ADC, by default, measures the current flowing from the AD74115H into the I/OP screw terminal through the R_{SENSE} in a 25 mA range. Use the ADC measurement result to calculate the current with the following equation:

$$
I_{RSENSE} = \frac{\left(\left(\frac{ADC_CODE}{65,536}\right) \times Voltage Range\right)}{R_{SENSE}}
$$

where:

 $I_{R_{SE NSE}}$ is the measured current in amps.

ADC_CODE is the value of the ADC_RESULT1 register. *Voltage Range* is the full ADC span of the ADC range and is 2.5 V. *RSENSE* is the sense resistor, which has a value of 100 Ω.

Current Input, Loop Powered with HART Compatibility Mode

This mode is a HART-compatible version of the current input, loop powered mode. However, the current source is not programmable; therefore, configuring of the DACs is not needed. A current-limit

source of typically 30 mA is enabled when the current input, loop powered with HART mode is selected.

The mode can provide resistive termination in current input, loop powered mode. Input impedance is set to a minimum of 230 $Ω$ to be compliant with the HART receive impedance.

Resistance Measurement (2-Wire RTD)

The resistance measurement configuration biases an external 2 wire RTD with a voltage derived from a 2.5 V bias. The resultant excitation current flows through the 2 kΩ and 100 $Ω$ resistors (shown as R_{PULUP} in Figure 38). This configuration ensures an accurate ratiometric measurement. The 16-bit, Σ-∆ ADC automatically digitizes the voltage across the RTD. The low excitation current ensures that the power dissipated by the RTD is minimized, reducing self heating. See Figure 38 for an example of the RTD bias circuit.

Figure 38. RTD Bias Circuit

It is essential that the AGND_SENSE pin connects to the low-side of the measured RTD. Figure 39 shows the current, voltage, and measurement paths of the resistance measurement configuration.

The resistance measurement mode can be used for 2-wire RTD measurements, but also as a diagnostic of the attached load. Load impedance can be used for load detection techniques or to help to determine the health of the load over time.

Figure 39. Resistance Measurement Configuration

Interpreting ADC Data

In resistance measurement mode, the 16-bit, Σ-∆ ADC automatically digitizes the voltage across the RTD in a 2.5 V range.

When a conversion is carried out, the ADC code reflects the ratio between the RTD and the R_{PU1} _{-UP}. Use the ADC code to calculate the RTD resistance with the following equation:

 $R_{RTD} = \frac{(ADC_CODE \times R_{PULL} - UP)}{(65,536 - ADC_CODE)}$ 65, 536 − ADC_CODE

where:

R_{RTD} is the calculated RTD resistance in ohms. *ADC_CODE* is the code of the ADC_RESULT1 registers. *RPULL-UP* has a value of 2100 Ω.

Do not change the CONV1_MUX bits in the settings of the ADC_CONFIG register if in RTD mode. Changing from the default ADC mux configuration results in a void ADC result.

3-Wire RTD Measurements

3-wire RTD measurements are supported with the AD74115H. Use the CH_FUNC bits in the CH_FUNC_SETUP register to configure the channel in 3-wire or 4-wire RTD mode.

Figure 40 shows a simplified configuration of the 3-wire RTD method. Matched excitation currents, I_1 and I_2 are sourced to two of the RTD leads. The third lead is connected to ground. One of the excitation currents, I_1 , generates a voltage across the RTD and lead resistance RL_1 . The second excitation current, I_2 , generates a drop across $RL₂$. The resultant voltage across terminals T1 and T2 is equivalent to the voltage drop across the RTD. (It is assumed that the lead resistances are matched, that is, $RL_1 = RL_2 = RL_3$.

The voltage between the T1 and T2 terminals is measured by the ADC using the SENSELF and SENSE_EXT1 pins. The full-scale

range of the ADC is determined by the voltage across the reference resistor, R_{REF} , guaranteeing a fully ratiometric measurement.

The excitation currents applied to the RTD terminals can be programed to one of four values between 250 µA to 1 mA in the RTD3W4W_CONFIG register. See [Table 7](#page-7-0) for the full list of excitation currents. Select the excitation current according to the RTD in use.

Take care that the voltage generated on the SENSEHF pin $(I_1 \times I_2)$ $(R_{REF} + R_{RTD})$ is less than V_{AVCC} . The SENSEHF pin voltage provides the positive reference to the ADC and must not exceed the value of V_{AVCC} .

Three measurement ranges are available in 3-wire RTD mode. These ranges are listed in [Table 7.](#page-7-0) The measurement range can be configured in the ADC_CONFIG register using the CONV1_RANGE bits. Select the best range to suit the RTD in use.

When the 3-wire or 4-wire RTD mode is selected, the AD74115H is automatically configured to measure a 3-wire RTD in a Pt100 range. In this case, an excitation current of 1 mA is used, and the ADC measurement range is set to 0 V to 0.625 V.

If a Pt1000 measurement is required, it is recommended to use a 500 μA excitation current with the ADC range set to 0 V to 12 V.

For a lower resistance RTD, for example Cu10, it is recommended to use 1 mA excitation current, and the ADC range set to ±104 mV.

The ADC measurement range can be changed by writing to the CONV1_RANGE bits in the ADC_CONFIG register. The excitation currents can be changed by writing to the RTD_CURRENT bits in the RTD3W4W_CONFIG register.

Figure 40. 3-Wire RTD Measurement Configuration

How to Configure a 3-Wire RTD Measurement for Pt1000 RTD

The following is an example of how to configure a 3-wire RTD measurement for the Pt1000 RTD:

- ► Select 3-wire or 4-wire resistance measurement in the CH_FUNC_SETUP register.
- ► Set CONV1_MUX to SENSELF to SENSE_EXT1 and CONV1_RANGE to 0 V to 12 V in the ADC_CONFIG register.
- ► Set RTD_CURRENT to 500 µA and RTD_MODE_SEL to 3-wire RTD mode in the RTD3W4W_CONFIG register.
- ► Set CONV1_EN and CONV_SEQ to start continuous conversions in the ADC_CONV_CTRL register.

Open-Circuit Detection

An open-circuit detect feature is available on the leads of the 3-wire RTD. The combination of excitation current and RTD and lead resistances generates voltages on the SENSEH and SENSE_EXT1 pins. If the voltage on either of these pins exceeds the short-circuit detect voltage (shown in [Table 7\)](#page-7-0), an open-circuit signal is asserted in the ALERT_STATUS register.

Interpreting ADC Data

In 3-wire RTD mode, configure the 16-bit, Σ-Δ ADC to measure the voltage from SENSELF to SENSE_EXT1. When a conversion is carried out, the ADC code reflects the ratio between R_{RTD} and R_{REF}

When using unipolar ADC ranges, use the ADC code to calculate the RTD resistance with the following equation:

 $R_{\text{RTD}} = \left(\frac{\text{ADC_CODE}+5}{65,536 \times \text{ADC_GAIN}} \times R_{REF}\right) + 0.2$

where:

R_{RTD} is the calculated RTD resistance in ohms.

ADC_CODE is the code of the ADC_RESULT1 register. R_{RFF} has a value of 2100 Ω (the combined value of the SENSEH and R_{SENSE} resistors).

ADC_GAIN is the gain of the ADC in the selected ADC range. When using the 0 V to 0.625 V range (Pt100), the *ADC_GAIN* is 4.

When using the 0 V to 12 V range (Pt1000), the ADC_GAIN is 1/4.8.

When using bipolar ADC ranges, use the ADC code to calculate the RTD resistance with the following equation:

$$
R_{\text{RTD}} = \left(\frac{\text{ADC_CODE} \cdot 32,763}{32,768 \times \text{ADC_GAN}} \times R_{\text{REF}}\right) + 0.2
$$

where:

R_{RTD} is the calculated RTD resistance in ohms. *ADC_CODE* is the code of the ADC_RESULT1 register. *R*_{RFF} has a value of 2100 Ω (the combined value of the SENSEH and R_{SFNSF} resistors). *ADC_GAIN* is the gain of the ADC in the selected ADC range. When using the ± 104 mV range (Cu10), the ADC GAIN is 24.

4-Wire RTD Measurements

4-wire RTD measurements are supported with the AD74115H. Use the CH_FUNC_SETUP register to configure the channel in 3-wire or 4-wire RTD mode. Configure the RTD_MODE_SEL bit for 4-wire RTD measurements in the RTD3W4W_CONFIG register.

[Figure 41](#page-41-0) shows a simplified configuration of 4-wire RTD method. An excitation current, I_1 is sourced to a single lead of the RTD via SENSEH. The fourth lead is connected to ground.

There is no current flow in second and third leads of the RTD that are connected to SENSE_EXT2 and SENSE_EXT1, respectively; therefore, these pins are used to sense the voltage directly across the RTD.

The full-scale range of the ADC is determined by the voltage across R_{REF} , guaranteeing a fully ratiometric measurement.

The excitation current applied to the RTD terminal can be programed to one of four values between 250 µA to 1 mA using the RTD_CURRENT bits in the RTD3W4W_CONFIG register. See [Table 7](#page-7-0) for the full list of excitation currents. Select the excitation current according to the RTD in use. Take care that the voltage generated on the SENSEHF pin $(I_1 \times (R_{REF} + R_{RTD}))$ is less than VAVCC. The SENSEHF pin voltage provides the positive reference to the ADC and must not exceed the value of V_{AVCC} .

The measurement range can be configured in the ADC_CONFIG register using the CONV1_RANGE bits. Select the best range to suit the RTD in use.

Figure 41. 4-Wire RTD Measurement Configuration

How to Configure a 4-Wire RTD Measurement for Pt100 RTD

The following is an example of how to configure a 4-wire RTD measurement for the Pt100 RTD:

- ► Select 3-wire or 4-wire resistance measurement in the CH_FUNC_SETUP register.
- ► Set CONV1_MUX to SENSE_EXT2 to SENSE_EXT1 and CONV1_RANGE to 0 V to 0.625 V in the ADC_CONFIG register.
- ► Set RTD_CURRENT to 1 mA and RTD_MODE_SEL to 4-wire RTD mode in the RTD3W4W_CONFIG register.
- ► Set CONV1_EN and CONV_SEQ to start continuous conversions in the ADC_CONV_CTRL register.

Open-Circuit Detection

The combination of excitation current and load resistance generates a voltage on the SENSEH pin. If the voltage generated on the SENSEH pin is greater than the open-circuit detect voltage specified in [Table 8](#page-7-0), an open-circuit signal is asserted in the ALERT_STATUS register. This signal indicates an open-circuit condition on either T1 or Tl 4 (see Figure 41).

The burnout currents can determine if the SENSE_EXT1 or SENSE_EXT2 pins are open circuit (see the [Burnout Currents](#page-65-0) section).

Interpreting ADC Data

In 4-wire RTD mode, configure the 16-bit, Σ-Δ ADC to measure the voltage from SENSE_EXT2 to SENSE_EXT1. When a conversion is carried out, the ADC code reflects the ratio between R_{RTD} and R_{RFF}.

When using unipolar ADC ranges, use the ADC code to calculate the RTD resistance with the following equation:

$$
R_{\text{RTD}}\!=\tfrac{\text{ADC_CODE}+5}{65,\!536\times\text{ADC_GAIN}}\times R_{\text{REF}}
$$

where: *R_{RTD}* is the calculated RTD resistance in ohms. ADC_CODE is the code of the ADC_RESULT1 register. *R*_{RFF} has a value of 2100 Ω (the combined value of the SENSEH and R_{SFNSF} resistors).

ADC_GAIN is the gain of the ADC in the selected ADC range. When using the 0 V to 0.625 V range (Pt100), the ADC GAIN is 4.

When using the 0 V to 12 V range (Pt1000), the ADC_GAIN is 1/4.8.

When using bipolar ADC ranges, use the ADC code to calculate the RTD resistance with the following equation:

$$
R_{\text{RTD}} = \frac{\text{ADC_CODE} \cdot 32,763}{32,768 \times \text{ADC_GAN}} \times R_{\text{REF}}
$$

where:

R_{RTD} is the calculated RTD resistance in ohms.

ADC_CODE is the code of the ADC_RESULT1 register.

*R*_{RFF} has a value of 2100 Ω (the combined value of the SENSEH and R_{SFNSF} resistors).

ADC_GAIN is the gain of the ADC in the selected ADC range. When using the ± 104 mV range (Cu10), the ADC GAIN is 24.

Digital Input Logic

The digital input circuit can convert high voltage digital inputs from the I/OP screw terminal to low voltage logic signals on the GPIO_B pin or on the SPI.

An externally powered sensor provides a high voltage digital input on the I/OP screw terminal. The unfiltered screw terminal voltage on the SENSEL pin can be routed to the on-chip comparator. Use the DIN_UNBUF_EN bit in the DIN_CONFIG2 register to bypass the input buffer if high speed digital input data rates are required. See [Table 9](#page-8-0) for buffered and unbuffered data rates.

The digital input comparator compares the voltage of the input signal to a programmable threshold (see the [Digital Input Threshold](#page-43-0) [Setting](#page-43-0) section for additional information). To debounce the compa-rator output, see the [Debounce Function](#page-44-0) section.

Monitor the comparator output by reading from the DIN_COMP_OUT register or on the GPIO_A pin. The GPIO_A

pin is configured via the GPIO_CONFIGx register to drive out the debounced digital input signal.

The ADC is not required for digital input operation. However, the ADC is available for voltage and current measurements while the digital input logic mode is enabled.

Figure 42 shows the current, voltage, and output paths of the digital input logic mode.

Figure 42. Digital Input Logic Mode Configuration

Digital Input Threshold Setting

The digital input thresholds are set by an internal DAC. The reference to this DAC is driven by either the V_{AVDD} or the reference voltage, V_{RFFIN} . This reference is configured by writing to the DIN_THRESH_MODE bit within the DIN_CONFIG2 register.

The specific threshold levels are programmed using the COMP_THRESH bits in the DIN_CONFIG2 register. There are seven bits available to configure the threshold, and the maximum programmable code is Decimal 98.

The following equation shows the relationship between the programmed code in the COMP_THRESH bits and the corresponding threshold voltage when the DAC reference is set to AVDD:

$$
V_{THRESH\,(AVDD)} = V_{AVDD} \times \left(\frac{Code - 48}{50}\right)
$$

where:

VTHRESH (AVDD) is the comparator threshold expressed in volts. *VAVDD* is the AVDD supply value in volts.

Code is the decimal code loaded to the COMP_THRESH bits.

The following equation shows the relationship between the programmed code in the COMP_THRESH bits and the corresponding threshold voltage when the DAC reference is set to V_{REFIN} .

VTHRESH (FIXED VOLTAGE) = VREFIN × (*Code* – 38)/5

where:

VTHRESH (FIXED VOLTAGE) is the comparator threshold expressed in volts.

 V_{RFFIN} is the reference voltage.

Code is the decimal code loaded to the COMP_THRESH bits.

Digital Input Current Sink

The AD74115H includes a programmable current sink. The current sink is programmed via the DIN_RANGE bit and the DIN_SINK bits within the DIN CONFIG1 register. This current sink programmability enables compatibility with Type I, Type II, and Type III of the IEC 61131-2.

Program the current sink and the threshold voltages to enable compatibility with Type I and Type III of the IEC 61131-2.

For Type I and Type III, it is recommended to program the bits in the DIN_CONFIG1 and DIN_CONFIG2 registers as follows:

- ► DIN_RANGE bit: 0x0
- ► DIN_SINK bits: 0x14
- ► DIN_THRESH_MODE bit: 0x1
- ► COMP_THRESH bits: 0x37

Programming these bits results in a typical current sink of 2.4 mA and a rising voltage trip point of typically 8.5 V.

For Type II, it is recommended to program the DIN_CONFIG1 and DIN CONFIG2 registers as follows:

- ► DIN_RANGE bit: 0x1
- ► DIN_SINK bits: 0x1D
- ► DIN_THRESH_MODE bit: 0x1
- ► COMP_THRESH bits: 0x37

Programming these bits result in a typical current sink of 6.96 mA and a rising voltage trip point of 8 V.

Open-Circuit and Short-Circuit Detection

The AD74115H has open-circuit and short-circuit detection capabilities and can be configured to be compatible with IEC 61131-3D.

To use the open-circuit and short-circuit detection functions, enable the current sink by using the DIN_RANGE bit. Set the current using the DIN SINK bits.

To enable the open-circuit diagnostic, use the DIN_OC_DET_EN bit. An open circuit is detected if the input current is less than 0.35 mA.

To enable the short-circuit diagnostic, use the DIN_SC_DET_EN bit. When the DIN_SC_DET_EN bit is set, an additional 4 mA of current sink is enabled. A short-circuit fault is triggered if the 4 mA sink limit is exceeded.

Once an open-circuit or short-circuit fault is triggered, the appropriate bit is set in the ALERT_STATUS register, and the ALERT pin is asserted.

For Type 3D diagnostics, it is recommended to program the DIN_CONFIG1 and DIN_CONFIG2 registers bits as follows:

- ► DIN_RANGE bit: 0x0
- ► DIN_SINK bits: 0xF
- ► DIN_OC_DET_EN bit: 0x1
- ► DIN_SC_DET_EN bit: 0x1
- ► DIN_THRESH_MODE bit: 0x1
- ► COMP_THRESH bits: 0x37

Programming these bits results in a typical current sink of 1.6 mA and a rising voltage trip point of typically 8.5 V. An open-circuit detection is triggered when sinking currents are less than 220 µA. A short-circuit detection is triggered when sinking currents are greater than typically 6.2 mA.

Digital Input Inverter

The debounced comparator signal can pass directly to the DIN_COMP_OUT register. Alternatively, the signal can be inverted before being sent to the DIN COMP_OUT register. To enable this inverter, set the INV_DIN_COMP_OUT bit in the DIN_CONFIG1 register.

Digital Input Counter

A counter is available in the digital input modes, and the counter allows the user to count the debounced digital input edges. The

counter can be programmed to count the positive edges or the negative edges, which depend on whether the digital input inverter is used. Enable the digital input counter and configure the inverter in the DIN CONFIG1 register. The count value is accessed in the DIN_COUNTER register.

The counter is reset to 0 when the device is reset. When the counter reaches full scale, it rolls over to 0. The counter freezes if the COUNT EN bit is set to 0.

Digital Input Data Rates

When the AD74115H is configured in digital input mode, the voltage on the SENSEL pin is buffered and monitored by the digital input comparator. [Table 9](#page-8-0) shows the specified data rate.

To enable higher data rates, a high speed, unbuffered option is available to allow the comparator to monitor high speed signals. For unbuffered operation, the voltage on the VIOUT pin is monitored by the digital input comparator. Refer to [Table 9](#page-8-0) for the specified data rate for high speed mode. Enable the unbuffered mode by setting the DIN_UNBUF_EN bit in the DIN_CONFIG2 register.

If using unbuffered mode while sourcing or sinking current to the load via the VIOUT pin, consider the voltage drop across R_{SFNSF} (100 Ω) and the VIOUT line protector (15 Ω) when setting the threshold voltage.

Debounce Function

The digital input comparator outputs are sampled at regular intervals and passed to a user-programmable debounce operation.

The comparator outputs can be debounced for a user-programmable amount of time via the 5-bit DEBOUNCE_TIME bits within the DIN_CONFIG1 register. Set these bits to 0x00 to bypass the debouncer. Table 21 shows the available programmable debounce times.

The debounce circuit has the following two modes of operation: Debounce Mode 0 and Debounce Mode 1. Both modes are programmed via the DEBOUNCE_MODE bit in the DIN_CONFIG1 register.

Debounce Mode 0 (Default)

In this mode, the sampled comparator outputs are counted. A high sample occurrence is counted in one direction (either up or down), whereas a low sample occurrence is counted in the opposite direction. The DIN COMP_OUT register changes state when the programmed counter target is reached.

[Figure 43](#page-45-0) shows an example of Debounce Mode 0 in operation. The debounce time is set to 100 μs in the DIN_CONFIG1 register. A clock with an approximate period of 800 ns sample counts the comparator signal. After the comparator signal changes state from the current debounced signal, the debounce function counter begins to count the duration of the signal at the new state. The count direction changes if the comparator signal reverts back to the original state. After the counter reaches the target count, the DIN COMP OUT register is updated with the state of the comparator signal.

Debounce Mode 1

In this mode, a counter counts the sampled comparator outputs. After a change of state occurs on the sampled comparator output, the counter increments until the programmed debounce time is reached, at which point the DIN_COMP_OUT register changes state, and the counter resets. If the sampled comparator output returns to the current DIN_COMP_OUT register value, the counter resets.

Figure 44 shows an example of Debounce Mode 1 in operation. Like Debounce Mode 0, the debounce time is set to 100 µs. In Debounce Mode 1, the counter value is reset each time the comparator signal returns to the original state. The comparator output must be at the new state for the full duration of the debounce time to update the DIN_COMP_OUT signal.

Figure 44. Digital Input Debounce Mode 1 Timing Example

Digital Input, Loop Powered

Like the current output mode function (see the [Current Output](#page-3-0) [\(IOUT\) and IOUT with HART](#page-3-0) section), the digital input, loop powered function configures the output stage to provide a high-side current output that can power an external sensor. Program the DAC CODE register to provide the required current source limit.

The I/OP screw terminal voltage can be monitored by the digital input function. The unfiltered voltage on the SENSEL pin can be routed to the on-chip comparator. Use the DIN_UNBUF_EN bit in the DIN CONFIG2 register to bypass the input buffer if high speed digital input data rates are required. See [Table 9](#page-8-0) for buffered and unbuffered data rates.

This comparator compares the voltage on the selected pin to a programmable threshold that can either be a fixed voltage or a

voltage proportional to the V_{AVDD}. See the [Digital Input Threshold](#page-43-0) [Setting](#page-43-0) section for more information on the programmable threshold voltages.

The output of the comparators can be debounced (see the [De](#page-44-0)[bounce Function](#page-44-0) section), passed directly, or inverted to the SPI and/or to the GPIO_A pin.

The digital input comparator outputs are monitored by reading from the DIN_COMP_OUT register. The comparator outputs can also be monitored with the GPIO A pin. The GPIO A pin is configured via the GPIO CONFIGx register to drive out the debounced comparator output signal.

Figure 45 shows the current, voltage, and output paths of the digital input, loop powered mode configuration.

Figure 45. Digital Input, Loop Powered Configuration Mode

Interpreting ADC Data

The ADC is not required for digital input operation. However, the ADC is available for voltage and current measurements when the digital input, loop powered mode is enabled. In digital input, loop powered mode, the ADC, by default, measures the voltage across the I/OP to I/ON screw terminals in a 0 V to 12 V range. Use the ADC measurement result to calculate this voltage by using the following equation:

VADC = (*ADC_CODE*/65,536) × *Voltage Range*

where:

VADC is the measured voltage in volts. ADC CODE is the value of the ADC_RESULT1 register. *Voltage Range* is 12 V, the measurement range of the ADC.

Digital Output

The AD74115H supports sourcing and sinking digital outputs. An internal digital output function is available for sourcing or sinking up to 100 mA continuous current. For currents higher than 100 mA, use the external digital output function. A push-pull feature is also available that combines both the source and sink capabilities to provide high speed, high voltage switching.

When the digital output functionality is enabled, the recommended configuration of the CH_FUNC_SETUP register is to set it to high impedance.

Sourcing and Sinking Currents Greater Than 100 mA

The external sourcing digital output operates with an external, P-channel field effect transistor (PFET), and the sinking digital output operates with external N-channel FET (NFET). Push-pull mode uses both PFET and NFET. Choose the FET types to suit the application requirements. Determine the absolute current value by

the R_{SFT} and short-circuit voltage values. Short-circuit voltages are indicated in the [Table 11](#page-10-0).

Configure the digital output using the DO_EXT_CONFIG register:

- \triangleright Select source, sink, or push-pull capability by using the DO_EXT_MODE bits.
- ► Select the source of the data for the digital output circuit using the DO_EXT_SRC_SEL bit. The digital output data can be provided by the SPI (via the DO_DATA_EXT bit) or by the GPIO_B pin for direct hardware control of the circuits.
- ► Configure the short-circuit timers using the DO_EXT_T1 and DO EXT T2 bits. See the [Short-Circuit Protection](#page-52-0) section for more information on short-circuit functionality. Note that T1 shortcircuit limits are not available in push-pull mode

Once the configuration settings are applied, provide stimulus to turn on the selected external FET. For SPI control, a new write is required to the DO_EXT_CONFIG register, to set the DO_DATA_EXT bit. Setting the DO_DATA_EXT to 1 turns on the selected external FET. In push-pull mode, set the bit to 0 to drive a low on the output and to 1 to drive a high on the output.

For GPIO control, configure the GPIO x pin to control the digital output circuit by writing 0x0004 to the GPIO_CONFIGx register. Drive the GPIO x pin high to turn on the FET. In push-pull mode, set the GPIO x pin low for a low on the output and high for a high on the output.

If changing from one digital output function to another, first disable the digital output function before changing to the new mode (set DO EXT MODE to digital output external disable).

[Figure 46](#page-49-0) shows the current and voltage paths of the sourcing digital output mode with the external FET. [Figure 47](#page-49-0) shows the current and voltage paths of the sinking digital output mode with the external FETs.

Figure 46. Digital Outputs Sourcing with External FET

Figure 47. Digital Output Sinking with External FET

Smart Diode

In current sourcing applications, a blocking diode is typically placed in series with the output FETs to ensure that the digital output path is protected against reverse overvoltage conditions (when the I/OP screw terminal voltage is greater than the DO_VDD voltage, V_{DO-VDD}). This typical configuration is shown in [Figure 46.](#page-49-0)

Significant power can be dissipated in this diode when the digital output circuit is sourcing high currents (for example, a 500 mA current source and a diode drop of 0.5 V generates 250 mW of power).

The AD74115H has a smart diode feature when using the external digital output function. An additional FET is connected, along with a resistor and protection Zener, as shown in Figure 48. The gate of the FET is controlled by the DO_SRC_DGATE pin. When the FET is disabled, the body diode of the FET conducts. When the FET is enabled, the power dissipated is calculated by $P = 1^2R$, where I is the sourced current, and R is the R_{ON} of the FET. Typically, the power dissipation in this scenario is <50 mW.

To enable the smart diode option, set DO_EXT_MODE to an external source with a smart diode in the DO_EXT_CONFIG register.

Figure 48. Smart Diode Configuration for Current Sourcing with an External FET

Sourcing and Sinking Currents up to 100 mA

Internal FETs are available to source or sink up to 100 mA continuous current. A 200 mA start-up current is also accommodated. Using the internal FETs to provide the digital output current eliminates the need for external FETs. Push-pull mode uses both the sourcing and sinking internal FETs. Configure the digital output using the DO_INT_CONFIG register:

- \triangleright Select source, sink, or push-pull capability using the DO_INT_MODE bits.
- \blacktriangleright Select the source of the data for the digital output circuit using the DO_INT_SRC_SEL bit. The digital output data can be provided by SPI (via the DO_DATA_INT bit) or by the GPIO_C pin for faster output rates.
- ► Configure the short-circuit timers using the DO_INT_T1 and DO INT T2 bits. See the [Short-Circuit Detection](#page-33-0) section for more information on short-circuit functionality. Note that T1 shortcircuit limits are not available in push-pull mode.

Once the configuration settings are applied, a new write is required to the DO_INT_CONFIG register, to set the DO_DATA_INT bit. Setting the DO_DATA_INT to 1 turns on the selected FET. In push-pull mode, set the bit to 0 to drive a low on the output and to 1 to drive a high on the output.

For GPIO control, configure the GPIO_x pinto control the digital output circuit by writing 0x0004 to the GPIO_CONFIGx register. Drive the GPIO x pin high to turn on the FET. In push-pull mode, set the pin low for a low on the output and high for a high on the output.

If changing from one digital output function to another, first disable the digital output function before changing to the new mode (set DO INT MODE to digital output internal disable).

The power and isolation companion chip, [ADP1034,](https://www.analog.com/ADP1034) can provide the power required to operate the AD74115H in digital output mode (using the internal FETs) sourcing continuous currents up to 100 mA. The ADP1034 also accommodates the 200 mA start-up current. In this case, the AVDD pin can be externally connected to the DO_VDD pin, eliminating the need for an additional DO_VDD supply source.

Figure 49 shows the current and voltage paths of the digital output sourcing mode with the internal FET.

[Figure 50](#page-52-0) shows the current and voltage paths of the digital output sinking mode with the internal FET.

Figure 49. Digital Output Sourcing Mode with the Internal FET

Figure 50. Digital Output Sinking Mode with the Internal FET

Thermal Shutdown

When the internal digital output is enabled, a thermal shutdown function is automatically enabled to protect the AD74115H in shortcircuit scenarios.

If the output drivers reach the disable temperature specified in [Table 11](#page-10-0), the digital output is disabled. The DO_THERM_RESET bit is set in the ALERT_STATUS register to indicate that thermal shutdown of the digital output circuit has occurred.

Once the die temperature reaches the specified reenabled temperature in [Table 11](#page-10-0), the digital output circuit attempts to turn back on. If the high power dissipation condition persists, the die quickly reaches the disabled temperature again. Take care to manage the power dissipation to prevent multiple disable and reenable cycles on the internal digital output.

Short-Circuit Protection

When using the external digital output, short-circuit protection is achieved using a current-limit setting resistor, R_{SET} . A short-circuit event is triggered when the voltage developed across the resistor reaches the short-circuit voltage specified in [Table 11](#page-10-0). In the event of a short circuit, the DO_EXT_SC bit is set in the ALERT_STATUS register, which in turn asserts the ALERT pin.

When using the internal digital output, a short circuit is triggered when the current reaches the short-circuit current limit specified in [Table 11](#page-10-0). In the event of a short circuit, the DO_INT_SC bit is set in the ALERT STATUS register, which in turn asserts the ALERT pin.

There is programmability around how the short-circuit behavior operates. The two configurable short-circuit timeout times are T1 and T2.

To support charging of large current loads on initial power-on of the digital output load, a higher short-circuit current limit can be enabled for a programmable amount of time, T1. T1 starts counting once the digital output FET is turned on using the DO_DATA_INT or DO_DATA_EXT bit (for internal FETs or external FETs, respectively), even if no short-circuit event was triggered. If a short-circuit event occurs, the digital output FET remains on, clamped at the higher short-circuit current for the remainder of the programmed duration of T1. The short-circuit alert is not triggered during this time.

A second short-circuit limit is deployed once the T1 time elapses, is a lower current limit, and is active for a programmable duration of time, T2. The T2 counter only starts counting if T1 expires and a short circuit is detected. The FET remains on during a short-circuit event, but the current is limited to the lower short-circuit current for the programmed duration of T2.

The T2 counter is an up and down counter: when in short circuit, the time increments. If the short-circuit condition goes away, the time count decrements.

T1 and T2 can be programmed in the DO_EXT_CONFIG register for external FETs or DO_INT_CONFIG register for internal FETs. If the higher short-circuit current limit is not required, T1 can be disabled. See [Table 11](#page-10-0) for the specified short-circuit values and T1 and T2 durations for both internal and external modes of operation.

If the short circuit continues to persist after the T2 time expires, the FET automatically disables. Once disabled, the relevant digital output timeout bit is set in the ALERT_STATUS register. The digital output is disabled, which is reflected in the DO_EXT_CONFIG register or the DO_INT_CONFIG register for the external digital output or the internal digital output, respectively.

[Figure 51](#page-53-0) illustrates the operation of the two programmable timeout times along with the short-circuit current limits.

To reenable the digital output circuit after a timeout event:

► Set the DO_DATA_INT or DO_DATA_EXT bit to 0

- ► Choose a mode in the DO_INT_MODE or DO_EXT_MODE bits in the relevant configuration register to power on the digital output circuit
- ► Set the DO_DATA_INT or DO_DATA_EXT bit back to 1 to enable the FET.

Figure 51. Digital Output Programmable Short-Circuit Control

Current Sensing Diagnostic

A digital output, current sense diagnostic is available to monitor the current in the digital output circuit.

Select the current sense diagnostics by programming the DI-AG_ASSIGN register.

When using external FETs, the diagnostic (Diagnostic 0 for the sinking current and Diagnostic 1 for the sourcing current) measures the voltage dropped across the external R_{SET} resistor. Consider the resistance of the selected R_{SET} when calculating the current being sourced or sinked by the digital output circuit. Note that if Diagnostic 1 is required to measure sourcing current in the external digital output circuit, and Diagnostic 0 must also be enabled in the ADC_CONV_CTRL register to guarantee measurement accuracy. Any diagnostic setting of choice can be selected on Diagnostic

0. Consider the additional enabled diagnostics when calculating conversion times.

When using internal FETs, the diagnostic (Diagnostic 2 for the sinking current, and Diagnostic 3 for the sourcing current) measures the current being sourced or sinked by the digital output circuit. Use the equations in [Table 29](#page-62-0) to determine the current from the returned ADC code, which is read in the ADC_DIAG_RESULTx register. Note that, if Diagnostic 3 is required to measure sourcing current in the internal digital output circuit, Diagnostic 2 must also be enabled in the ADC_CONV_CTRL register to guarantee measurement accuracy. Any diagnostic setting of choice can be selected on Diagnostic 3. Consider the additional enabled diagnostics when calculating conversion times.

HART

The AD74115H has an integrated HART modem. The following sections describe the HART features.

HART Modem

The AD74115H includes an integrated HART modem that can transmit and receive signals to and from the I/OP screw terminal. The HART modem can be used for HART communications in current output and current input modes of operation.

Figure 52 shows the interface, transmit, and receive paths for the HART modem on the AD74115H. HART transmit signals are coupled onto the I/OP screw terminal by injecting the signal from the HART_TX_OUT pin to the HART_TX_IN pin. An external capacitor ensures that there is no dc contribution from the HART modem to output signal.

HART receive signals are coupled directly from the I/OP screw terminal to the HART modem via the HART_RX pin. Refer to [Table](#page-74-0) [36](#page-74-0) for the recommended external components required for HART operation.

Figure 52. HART Configuration

Communicating with the HART Modem

Communication with the modem is via the SPI. An internal SPI to universal asynchronous receiver transmitter (UART) implementation handles the transactions on the SPI and converts these transactions to UART commands to and from the modem. The necessary status bits are provided via the SPI to communicate with an existing software stack.

The SPI manages the HART transactions and the software configurable input and output transactions.

It is also possible to configure the GPIO x pins to either monitor or control the HART modem UART interface by programming the GPIO_SELECT bits in the GPIO_CONFIGX registers.

Transmit and Receive FIFOs

The AD74115H is equipped with a HART transmit first in, first output (FIFO) and HART receive FIFO. Up to 32 bytes of data can be stored in each of the transmit and receive FIFOs.

The transmit FIFO is loaded using the HART_TX register. Data can be read from the receive FIFO via the HART_RX register. An alert is issued if the number of bytes loaded to the transmit FIFO falls below the programmable threshold value. Similarly, an alert is issued if the number of bytes loaded to the receive FIFO goes above the programmable threshold value. These receive and transmit threshold values can be programmed via the TFTRIG and RFTRIG bits in the HART_FCR register.

The number of bytes currently stored in the transmit and receive FIFOs is recorded in the HART_TFC and HART_RFC registers, respectively.

HART Alerts

The HART_ALERT_STATUS register contains all the alert bits associated with HART communications. If any bit is asserted in the HART_ALERT_STATUS register, the HART_ALERT bit is asserted in the ALERT STATUS register, which allows for an interrupt to be generated on the ALERT pin. The HART alert bits can be masked via the HART_ALERT_MASK register. If an alert bit is masked, it does not generate an interrupt on the ALERT pin when asserted, but the alert is still seen in the HART_ALERT_STATUS register.

Configuring the AD74115H for HART Communications

To initiate HART communications with the AD74115H, take the following steps:

- ► Configure the channel in the appropriate function (current output with HART; current input, loop powered with HART; or current input externally powered with HART).
- ► Wait 200 μs before proceeding with another step.
- ► Enable the HART slew option in the OUTPUT_CONFIG register if the current output with HART is selected.
- ► Power up the HART modem in the HART_CONFIG register. Other HART configuration options are available in the HART_CON-FIG register and can be configured as required. Note that a duplex mode of operation is available to allow for loopback testing of the modem to confirm that data can be transferred and received by the AD74115H.
- ► Load the HART transmit FIFO with data required for transmission via the HART_TX register.
- ► Ensure that the HART alerts are cleared in the HART_ALERT_STATUS register.
- ► Set the RTS bit in the HART_MCR register to start HART transmissions.
- ► Monitor the HART_ALERT_STATUS register for status alerts on the progress of the HART communication.
- ► Read the receive FIFO by using the HART_RX register. Note that, the receive bytes of data are stored in the receive FIFO.

GETTING STARTED

Power up the AD74115H as recommended in [Powering on the](#page-32-0) [AD74115H](#page-32-0) section. After initial power-up, the ALERT pin is pulled low as a result of various bits, such as the RESET_OCCURRED bit being set in the ALERT_STATUS register. It is recommended to clear the ALERT STATUS register before continuing to use the AD74115H. Write 1 to clear each bit in the ALERT_STATUS register.

Using Channel Functions

The channel function is selected using the CH_FUNC_SETUP register. Once a channel function is selected, the contents of a number of registers are updated with predefined values, which allows the user to configure the device with a minimal set of commands. The updated settings include configuration of the channel conversion on the ADC, Conversion 1. [Table 22](#page-55-0) outlines the default settings of the bits for any given channel function. In addition to the default settings described in [Table 22,](#page-55-0) these bit fields are set to the following values, irrespective of the CH_FUNC_SETUP selection:

- ► RTD_MODE_SEL in the RTD3W4W_CONFIG register is set to 0 (selects 3-wire RTD)
- ► RTD CURRENT in the RTD3W4W CONFIG register is set to 11 binary (selects 1 mA)
- ► DIN_SINK in the DIN_CONFIG1 register is set to 0 (ISINK off)
- ► DIN_THRESH_MODE in the DIN_CONFIG2 register is set to 0 (threshold relative to AVDD)

After configuring the channel function, users can configure the DAC CODE registers, as required.

Table 22. Register Defaults Based on Channel Function Selection

Switching Channel Functions

Take care when switching from one channel function to another. All functions must be selected for a minimum of 200 μs before changing to another function.

The DAC CODE register is not reset by changing channel functions. Before changing channel functions, it is recommended to set the DAC code to 0x0000 via the DAC_CODE register. Set the channel function to high impedance via the CH_FUNC_SETUP register before transitioning to the new channel function.

For ±12 V voltage output, the DAC_CODE can be updated to 0x2000 before the voltage output is enabled to ensure that the output stage powers up to 0 V. Refer to the [Voltage Output](#page-2-0) section.

After the new channel function is configured, it is recommended to wait 200 μs before updating the DAC code.

ADC FUNCTIONALITY

The AD74115H provides a single, 16-bit Σ-Δ ADC that can be sequenced to measure up to two channel measurements and up to four diagnostics measurements for a single conversion sequence or for continuous conversions. The two channel measurements allow for various voltage and current monitoring options on the I/OP screw terminal and the auxiliary high voltage SENSE_EXT1 and SENSE_EXT2 pins.

Conversion 1 is targeted at supporting the measurements required for each of the AD74115H use cases. Table 23 shows the measurements available for Conversion 1. When any mode of operation is selected in the CH_FUNC_SETUP register, Conversion 1 is configured to a default measurement. These default measurements are described in the [Using Channel Functions](#page-54-0) section.

Conversion 2 can be used for additional diagnostics measurements on the channel or to monitor other external nodes. Table 24 shows the measurements available for Conversion 2.

Each conversion has an individual conversion rate and voltage range control that can be configured in the ADC_CONFIG register.

The ADC also provides diagnostic information on user-selectable inputs such as supplies, internal die temperature, reference, and regulators. See the [Diagnostics](#page-62-0) section for more information on the diagnostics measurements.

After the measurements are configured in the ADC_CONFIG register, enable the relevant ADC measurements via the ADC_CONV_CTRL register.

Select either single conversion or continuous conversion mode by setting the appropriate value to the CONV SEQ bits in the ADC_CONV_CTRL register.

In single conversion mode, the ADC sequencer starts conversions on Conversion 1 and Conversion 2 followed by the enabled diagnostics. After each enabled input is converted once, the ADC enters idle mode, and conversions are stopped.

In continuous conversion mode, the ADC channel sequencer continuously converts the enabled channel conversions and each enabled diagnostic until a command is written to stop the conversions. Set the stop command by setting the CONV SEQ bits in the ADC_CONV_CTRL register to idle mode or power-down mode. The command stops conversions at the end of the current sequence.

If the measurement configuration requires a change, continuous conversions must be stopped before making the changes. Restart the continuous conversions after making the appropriate changes.

After a sequence is complete, all data results are transferred to the relevant ADC_RESULT1, ADC_RESULT2, and ADC_DI-AG_RESULTn registers and the ADC_RDY pin is asserted.

Table 24. Selection Options for ADC Conversion 2

Table 23. Selection Options for ADC Conversion 1

Auxiliary Sense Pins

The SENSE_EXT1 and SENSE_EXT2 pins are uncommitted high voltage sense pins that can be measured with the ADC. These pins can be used for a number of functions.

The SENSE_EXT1 and SENSE_EXT2 pins can be used for singleended or differential voltage measurements using ADC Conversion 2. An appropriate antialiasing filter can be added to the pin being measured. See [Table 36](#page-74-0) for example components. Use the ADC result to calculate the voltage measured on the relevant sense pin by using the following equation:

VADC = *VMIN* + (*ADC_CODE*/65,536) × *Voltage Range*

where:

VMIN is the minimum input voltage of the selected ADC range. *VADC* is the measured voltage in volts.

ADC_CODE is value of the ADC_RESULT2 register.

Table 25. Ideal Output Code to Input Voltage Relationship

Voltage Range is the selected measurement range of the ADC.

SENSE_EXT1 is required for 3-wire RTD measurements. See the [3-Wire RTD Measurements](#page-39-0) section for more detail. SENSE_EXT1 and SENSE_EXT2 are required for 4-wire RTD measurements. See the [4-Wire RTD Measurements](#page-40-0) section for more details.

If either SENSE_EXT1 or SENSE_EXT2 pins are unused for an extended time, it is recommended to enable a sinking burnout current of 1 μA. Enable the burnout current on SENSE_EXT1 by programming the following bits in the I_BURNOUT_CONFIG register:

- ► BRN_SENEXT1_EN to 1
- ► BRN_SENEXT1_POL to 0
- ► BRN_SENEXT1_CURR to 100 binary

Enable the burnout current on SENSE_EXT2 by programming the following bits in the I_BURNOUT_CONFIG register:

- ► BRN_SENEXT2_EN to 1
- ► BRN_SENEXT2_POL to 0
- ► BRN_SENEXT2_CURR to 100 binary

ADC Transfer Function

Table 25 shows the ideal input voltage for zero-scale, midscale, and full-scale codes for each of the available voltage ranges when measuring voltages with the on-board ADC.

Currents through the external R_{SFNSF} resistor are determined by measuring the voltage across R_{SENSE}. Set the CONV1_MUX bits to measure between SENSEHF and SENSELF. Table 26 shows the ideal input currents for zero-scale, midscale, and full-scale codes using each available voltage range (to calculate current, measured voltage is divided by the R_{SENSE} value, 100 Ω.)

If the voltage measured by the ADC is either more than full scale or less than zero scale, an ADC_ERR bit is set in the ALERT_STA-TUS registers, asserting the ALERT pin. In this case, the ADC output reads 0xFFFF or 0x0000, respectively. The ADC_ERR bit can be masked via the ALERT_MASK register (optional) if these alerts are not required.

 1 1 LSB = (Full Scale – Zero Scale)/65,536.

Table 26. Ideal Output Code to Input Current Relationship

 1 1 LSB = (Full Scale – Zero Scale)/65,536.

Saving Power When Using the ADC

Each of the high voltage sense pins available for measurement by the ADC (SENSEHF, SENSELF, SENSE_EXT1, and SENSE_EXT2) has a high voltage buffer that is powered up by default. The typical current drawn from each of these buffers is specified in [Table 14.](#page-14-0)

If any of the sense pins are not required for measurement by the ADC, the high voltage buffer associated with that pin can be put in standby mode to save total power consumption by the AD74115H. Configure the AD74115H into the desired channel function and put any of the high voltage sense pin buffers in standby. Buffers are put into standby by setting the appropriate bit in the PWR_OPTIM_CONFIG register. Wait for the appropriate power-up time, specified in [Table 14,](#page-14-0) when taking the buffers out of standby mode.

For optimal performance, power up the buffers before starting the conversion sequence.

Do not update the PWR_OPTIM_CONFIG settings while an ADC conversion sequence is taking place.

ADC Conversion Rates

The available ADC conversion rates on the AD74115H are 10 SPS, 20 SPS, 1.2 kSPS, 4.8 kSPS, and 9.6 kSPS. In addition, 50 Hz and 60 Hz rejection is provided on the 10 SPS and 20 SPS conversion rates.

Configure each of the channel conversion rates via the ADC_CON-FIG register. The conversion rate of the diagnostics inputs is set via the ADC_CONV_CTRL register. One conversion rate selection applies to all diagnostic inputs.

The time it takes for a sequence of conversions to complete is dependent on several factors, such as the number of selected inputs, the selected conversion rates, and whether single or continuous mode conversions are enabled. Conversions are clocked by an on-chip oscillator. Table 27 outlines the various components required to estimate a complete conversion time for any given sequence.

For single conversions, consider the following time components when calculating the overall sequence time:

- ► The time taken for the SPI transaction to start the conversions.
- \triangleright The time required to power up the ADC and high voltage buffers, if previously powered down.
- \blacktriangleright The initial pipeline delay before the first conversion.
- ► The conversion time for each ADC conversion.

[Figure 53](#page-59-0) shows the timing breakdown of a single conversion example. In this example, the ADC and high voltage buffers are in a power-down state before a single conversion on the channel is enabled, and continuous conversions are initiated with a 4.8 kSPS conversion rate.

The time to the first complete conversion (the SYNC pin falling edge to the \overline{ADC} RDY pin falling edge) is 384.32 μ s and is calculated by adding the SPI transfer time, the ADC and high voltage buffer power-up time, the pipeline delay time, and the conversion rate on the channel at 4.8 kSPS (208.33 µs). The time between conversions (the ADC_RDY pin falling edge to the ADC_RDY pin falling edge) is 208.33 μs.

For multiple conversions, consider the following components when calculating the overall sequence time:

- ► The time taken for the SPI transaction to start the conversions.
- \blacktriangleright The time required to power up the ADC and high voltage buffers, if previously powered down.
- ► An initial pipeline delay before the first conversion.
- ► The conversion time required for each ADC conversion.
- ► The channel switch time for each time the selected ADC channel is switched.

[Figure 54](#page-59-0) shows an example of the timing breakdown for a multichannel conversion. In this example, Conversion 1, Conversion 2, Diagnostic 1, and Diagnostic 2 are all enabled. Continuous conversions are initiated with a 20 SPS conversion rate. In this example, the ADC is in idle mode, and the high voltage buffers are powered up.

The time it takes for the first complete conversion (SYNC falling edge to ADC_RDY falling edge), is 200.149 ms and is calculated by adding the SPI transfer time, the pipeline delay time, and the conversion time on Conversion 1 at 20 SPS, followed by adding the channel switch time and conversion time for the remaining three conversions.

The time between all subsequent conversion sequences (the \overline{ADC} RDY pin falling edge to the \overline{ADC} RDY pin falling edge) is 200.0976 ms and is calculated by adding the channel switch time with the conversion time for the four selected ADC inputs.

Table 27. Conversion Times Components

Table 27. Conversion Times Components

Figure 54. Multiple Measurements, Continuous Conversions Timing Diagram

ADC_RDY Functionality

The ADC_RDY pin asserts low at the end of a sequence of conversions for either single conversion or continuous conversion mode.

- The ADC_RDY pin deasserts in any of the following scenarios:
- ► After a 1 is written to the ADC_DATA_RDY status bit in the LIVE_STATUS register
- ► After 24 µs in continuous mode
- ► After writing to the ADC_CONV_CTRL register

See Figure 55 and Figure 56 for timing diagrams of the ADC_RDY pin in single and continuous conversion modes.

Figure 56. ADC_RDY Functionality in Continuous Conversion Mode

ADC Noise

Table 28 shows the peak-to-peak noise of the AD74115H for each of the output data rates and voltage ranges. These numbers are

typical and are generated with a differential input voltage of 0 V when the ADC is continuously converting on a single channel.

Table 28. Peak-to-Peak Noise in LSBs per Voltage Range and Output Data Rate (Inputs Shorted)

Diagnostics

The AD74115H has a diagnostic function that allows the ADC to measure various on-chip voltages. These diagnostic voltages are scaled to be measurable within the ADC range.

The diagnostics inputs are independent of the two available channel measurements of the AD74115H. The DIAG_ASSIGN register assigns the voltage measurements to each diagnostic input. Select a diagnostic input to be measured by the ADC by enabling that input in the ADC_CONV_CTRL register. Users can also select the conversion rate via the ADC_CONV_CTRL register. The follow-

Table 29. User-Selectable Diagnostics1

ing three conversion rates are available for selection within the ADC_CONV_CTRL register: 9.6 kSPS, 4.8 kSPS, and 20 SPS. In addition, 50 Hz and 60 Hz rejection is provided on the 20 SPS conversion rate.

Table 29 shows a full list of available diagnostics, and the equations required to calculate the diagnostic value.

In the equations listed in Table 29, DIAG_CODE is the ADC result code read from the ADC_DIAG_RESULTn registers, and the voltage range is the ADC measurement range and is 2.5 V.

DAC FUNCTIONALITY

The AD74115H contains a 14-bit DAC. The DAC core is a 14-bit string DAC. The architecture structure consists of a string of resistors, each with a value of R. The digital input code that is loaded to the DAC_CODE register determines which node on the string the voltage is tapped off from and fed into the output amplifier. This architecture is inherently monotonic and linear.

There are two sources for the code loaded to the DAC. The typical option is to load a code to the DAC from the DAC_CODE register. The second option is to enable slewing to control the rate at which the DAC code is loaded to the DAC.

The code loaded to the DAC from either of the two sources is also loaded to the DAC_ACTIVE register. The DAC_ACTIVE register contains the current code loaded to the DAC, irrespective of the code source.

DAC Transfer Function

Table 30 shows the input code to ideal analog output relationship for each of the available output ranges.

Digital Linear Slew Rate Control

The digital linear slew rate control feature of the AD74115H controls the rate at which the output transitions to the new value. This slew rate control feature is available for both the current and voltage outputs.

When the slew rate control feature is disabled, the output value transitions at a rate limited by the output drive circuitry and the attached load.

To reduce the slew rate, enable the digital slew rate control feature via the OUTPUT_CONFIG register.

After the digital slew rate control feature is enabled, the output steps digitally at a rate defined by the user in the OUTPUT_CON-FIG register. The SLEW_LIN_STEP bits dictate the number of codes per increment, and the SLEW_LIN_RATE bits dictate the

Table 31. Programmable Slew Times for a Zero-Scale to Full-Scale Code Update

rate at which the codes are updated. Table 31 shows the typical programmable slew rates for a zero-scale to full-scale (or full-scale to zero-scale) DAC update that is available on the AD74115H.

The DAC ACTIVE register can monitor the progress of slewing to a target DAC code. This register contains the code that is currently loaded to the DAC.

If the digital slewing is disabled before the end code in the DAC CODE register is reached, the value remains at the DAC AC-TIVE value, and does not ramp to the end code.

HART Compliant Slew

An enhanced slew option is available to allow compatibility with the HART analog rate of change requirements. Set the SLEW_EN bit in the OUTPUT CONFIG register to enable this slew option.

¹ These are theoretical values. The final slew rate is limited by the C_{LOAD} value.

Driving Inductive Loads

It is recommended to use the digital slew rate control when driving inductive loads greater than approximately 4 mH. Controlling the output slew rate minimizes ringing when stepping the output current by minimizing the current rate of change (di/dt). See the I_{OUT} typical performance of the settling time with an inductive load with and without the slew rate enabled in the Figure 11.

RESET FUNCTION

After the AD74115H is reset, all registers are reset to the default state, and the calibration memory is refreshed. The device is configured in high impedance mode. A reset can be initiated in several ways.

The hardware reset is initiated by pulsing the RESET pin low. The RESET pulse width must comply with the specifications in Table 15.

A software reset is initiated by writing the 0x15FA code (Software Reset Key 1) followed by the 0xAF51 code (Software Reset Key 2) to the CMD_KEY register.

A reset can also be initiated via the thermal reset function, which is described in the Thermal Alert and Thermal Reset section.

If the $V_{DLDO1V8}$ or the V_{DVCC} drop below the specified power supply monitors threshold highlighted in Table 14 the internal power-on reset function resets the AD74115H. The device does not come out of reset until the $V_{\text{DI-DO1VB}}$ and the V_{DVCC} rise above these voltage levels.

After a reset cycle completes, the RESET_OCCURRED bit is set in the ALERT STATUS register. If an SPI transfer is attempted before the reset cycle is complete (see Table 14 for typical reset time), the CAL_MEM_ERR bit in the SUPPLY_ALERT_STATUS register is also set to indicate that the calibration memory is not fully refreshed. After the reset time elapses, clear these bits in the ALERT_STATUS register before continuing to use the device.

FAULTS AND ALERTS

The AD74115H is equipped with several fault monitors to detect an error condition.

If an alert or fault condition occurs, the ALERT pin asserts. To determine the source of the alert condition, read the ALERT_ STATUS register. This register contains a latched bit for each alert condition.

After the error condition is removed, clear the activated flag by writing 1 to the location of the corresponding bits in the ALERT_STA-TUS register (write 0xFFFF to the ALERT_STATUS register to clear all alert bits). Alerts asserted in SUPPLY_ALERT_STATUS or HART_ALERT_STATUS must be cleared before the ALERT_STA-TUS register.

The LIVE STATUS register is a live representation of the error conditions. The bits in this register are not latched and clear automatically when the error condition is no longer present.

The ALERT MASK register prevents error conditions from activating the ALERT pin.

Channel Faults

The AD74115H is equipped with multiple open-circuit and short-circuit faults in the various functions as described in the Device Functions section. Manage faults as these faults appear and reset the channel, if necessary, to avoid overheating the device.

Power Supply Monitors

The AD74115H includes six power supply monitors to detect a supply failure. If any of the supplies fall to less than the defined threshold detailed in Table 14, the corresponding bit is set in the ALERT STATUS register.

Thermal Alert and Thermal Reset

If the AD74115H die temperature reaches the alert temperature described in Table 14, a high temperature error bit (TEMP_ALERT) is set in the ALERT STATUS register to alert the user of the increasing die temperature.

The device can also be configured to reset at higher die temperatures. To reset the device at higher temperatures, enable the thermal reset function by setting the EN_THERM_RST bit in the THERM_RST register. After this bit is set, the device goes through a full reset after the die temperature reaches the reset temperature described in Table 14.

Burnout Currents

Burnout currents are used to verify the integrity of an attached sensor and to ensure that it has not gone open circuit before taking a measurement from it. The AD74115H can be enabled to provide a user programmable, current source that can be programmed to a fixed value between 50 nA and 10 μA. Burnout currents are available on the VIOUT (to monitor the I/OP screw terminal), SENSE_EXT1, and SENSE_EXT2 pins and can be programmed to source or sink current.

The burnout current sources are disabled on power up. Program the burnout current using the bits in the I_BURNOUT_CONFIG register. The full list of available current settings can be found in Table 14.

The current source can be enabled at all times or alternatively enabled when needed for diagnostic purposes. When a burnout current source is enabled, the selected current is switched onto the selected pin, and it flows in the external load.

FET LEAKAGE COMPENSATION

A software configurable input and output solution can include a precision analog input and output capability along with a high current, digital output capability on a single screw terminal. In this case, the external FET used in the digital output function may

contribute off-leakage to the screw terminal when not in use. This leakage can affect the accuracy of the analog functions, especially to RTD measurements.

The AD74115H has a FET leakage compensation feature that provides an alternative path to the FET leakage to prevent it from flowing in the I/OP screw terminal.

To enable this feature, configure the FET_LKG_COMP register. Set the FET_SRC_LKG_COMP_EN bit for sourcing digital output and set the FET_SNK_LKG_COMP_EN bit for sinking digital output.

For sourcing the digital output, connect the DO_SRC_INT pin to the drain of the FET as shown in Figure 57. Similarly, for sinking the digital output, connect the DO_SNK_INT pin to the drain of the sinking FET as shown in Figure 58.

The FET leakage compensation feature can be used if the specified leakage of the chosen external FET is expected to contribute error to the precision analog measurements like the current input or 3-wire and 4-wire RTD measurements. This feature is not recommended for use in 2-wire RTD mode.

Figure 57. Configuration for Digital Output Sourcing with FET Leakage Compensation

Figure 58. Configuration for Digital Output Sinking with FET Leakage Compensation

GPIO_x PINS

The AD74115H has four GPIO pins. Each GPIO_x pin can be configured in several ways:

- \blacktriangleright In high impedance
- \triangleright As a logic high or low output
- \triangleright As a logic input

In addition, GPIO A can be used to monitor the digital input comparator, GPIO B can be used to control the external digital output circuits, and GPIO_C can be used to control the internal digital output circuits.

Finally, the GPIO x pins can be configured to monitor or control the UART pins to the HART modem.

By default, a weak pull-down is enabled on the GPIO x pins. Disable the weak pull-down if configuring any of the GPIO x pins as logic inputs or outputs. To disable the pull-down, set the GP_WK_PD_EN bit to 0 in the relevant GPIO_CONFIGX register.

The GPIO x configuration can be set via the GPIO_SELECT bits within the GPIO CONFIGx registers. When configuring the GPIO x pins as logic outputs, the data of the pins can be written to the GPO_DATA bit in the GPIO_CONFIGx registers.

SPI

The AD74115H is controlled over a versatile 4-wire SPI with an 8-bit CRC that operates at clock speeds of up to 24 MHz (refer the t_1 parameter in Table 15) and is compatible with SPI, QSPITM, MICROWIRE™, and DSP standards. Data coding is always straight binary.

SPI Write

The input shift register is 32 bits wide, and data is loaded into the device MSB first under the control of SCLK. Data is clocked in on the falling edge of SCLK. Table 32 shows the structure of an SPI write frame.

Table 32. Writing to a Register

SPI Read

Two SPI frames are required to read a register location. In the first frame, the address of the register to be read is written to the READ SELECT register. Table 33 shows the structure of the first SPI frame.

Table 33. First Frame of a Readback Sequence

The second SPI frame consists of either a no operation (NOP) command or a write to any other register. The data is shifted out, MSB first, on the SDO pin.

- ► The MSB (Bit 31) is always set to 1 to allow the SPI main to detect if the SDO line is stuck low. This MSB is timed off the falling $\overline{\text{SYNC}}$ edge. All other bits are clocked out on the SCLK rising edge.
- ► The contents of the selected register are available in Bits[D23:D8].
- ► Bits[D30:D24] provide status information on the SDO pin. The contents of these bits is determined by setting the SPI_RD_ RET_INFO bit in the READ_SELECT register. Table 34 and Table 35 show the content available for each SPI_RD_RET_INFO setting.
- ► An 8-bit CRC is returned in Bits[D7:D0].

Figure 59 shows the timing diagram of the two-stage readback.

Figure 59. 2-Stage Readback Timing Diagram

Table 34. SDO Contents for a Read Operation When the SPI_RD_RET_INFO Bit = 0

1 0 ALERT ADC_DATA_RDY HART_ALERT 0 0 DIN_COMP_OUT Read data CRC

Auto Readback

Auto readback allows the user to read from the same register during every SPI transaction. To enable auto readback, set the AUTO RD EN bit in the READ SELECT register. If auto readback is enabled, the contents of the address written to the READ-BACK_ADDR bits are output on the SDO lines during each SPI transfer.

Burst Read Mode

The AD74115H incorporates a burst read mode that allows sequential reading of multiple registers on the SDO pin as long as there are sufficient SCLKs.

To read back data from multiple registers, the SYNC line must be kept low after the second frame of a 2-stage readback (see the SPI Read section). The AD74115H increments through the register addresses clocking out the 32-bit contents until the SYNC pin is returned high. An SPI_ERR error is reported if the transaction does not end with 32 + (n × 24) SCLK rising edges, where n is the number of transactions.

Here is an example of how to complete a repeated burst read of the two ADC result registers:

1. Enable auto readback (to allow the SDO to return the register address in each SPI transaction).

- **2.** Set the READBACK_ADDR bits in the READ_SELECT register to 0x44 to read the first of the ADC results registers.
- **3.** Provide a NOP command. The contents of the ADC_RESULT1 register are clocked out on the SDO pin, along with the CRC
- **4.** Keep the SYNC pin low to provide an additional 24 clocks to allow for the 16 bits of data from the ADC_RESULT2 register to be clocked out along with the CRC.
- **5.** Return SYNC high.
- **6.** To continue reading from these registers, repeat from Step 3.

Figure 60 shows the contents on the SDO line when burst reading the ADC results registers. The data appearing on the SDO includes 7 bits of the register address (when the SPI_RD_RET_INFO is set to 0), the 16-bit data of ADC_RESULT1, and the 8-bit CRC. When the SYNC pin is kept low and the clocks are applied, the data from the next sequential address (ADC_RESULT2) is clocked out.

A register can be removed from the burst read sequence by deselecting it in the BURST_READ_SEL register.

If a burst read is started at the HART_RX register and the SYNC pin is kept low for multiple reads, the HART_RX register is read continuously. The register address is not incremented in this instance.

Writes to the register map are not supported in streaming mode.

Figure 60. Burst Read Mode SDO Contents

SPI CRC

To ensure that data is received correctly in noisy environments, the AD74115H has a CRC implemented in the SPI. This CRC is based on an 8-bit CRC. The device controlling the AD74115H generates an 8-bit frame check sequence using the following polynomial:

$$
C(x) = x^8 + x^2 + x^1 + 1
$$

This frame check sequence is added to the end of the data-word, and the 32-bit data-word is sent to the AD74115H before taking the SYNC pin high.

A frame 32 bits wide containing the 24 data bits and 8 CRC bits must be supplied by the user. If the CRC check is valid, the data is written to the selected register. If the CRC check fails, the data is ignored, the SPI_ERR status bit in the ALERT_STATUS register is asserted, and the ALERT pin goes low.

An 8-bit CRC is also provided with the data read during a register readback that can be used by the host microcontroller to verify that there are no SPI errors during the read transaction.

Clear the SPI_ERR bit in the ALERT_STATUS register by setting it to 1. Once the alert bit clears, the $\overline{\text{ALERT}}$ pin is deasserted (assuming that there are no other active alerts). The SPI CRC error can be masked by writing to the relevant bit in the ALERT_MASK register.

SPI SCLK Count Feature

An SCLK count feature is built into the SPI diagnostics. Only SPI frames with exactly 32 SCLK falling edges are accepted by the SPI as a valid write. In burst read mode, the number of SCLK rising edges must equal $32 + (n \times 24)$, where n is the number of transactions.

SPI frames of lengths other than the valid cases previously listed are ignored, and the SPI_ERR bit asserts in the ALERT_STATUS register. Mask the SPI_ERR bit via the ALERT_MASK register.

Figure 61. CRC Timing

APPLICATIONS INFORMATION

POWER AND ISOLATION

The AD74115H is designed to operate with a companion power and isolation chip. The [ADP1034](https://www.analog.com/ADP1034) provides programmable power control (PPC) to the analog supply (AVDD) so that V_{AVDD} can be software controlled. The ADP1034 also provides fixed power supply voltages to the following AD74115H supply pins: AVSS, AVCC, and DVCC.

The ADP1034 is controlled by the AD74115H via the PPC_CTRL pin using an OWSI. The host controller issues commands to adjust the AVDD supply voltage to the PPC_TX register. In turn, the AD74115H passes the required V_{AVDD} changes to the ADP1034 using the OWSI. Once the ADP1034 receives a command to modify V_{AVDD} , it updates the V_{AVDD} accordingly.

Choose the PPC_TX register code based on the following equation:

$$
PPC_CODE = 252 \times \left(\frac{V_{AVDD}}{V_{AVDD_MAX}}\right) - 1
$$

where:

PPC_CODE is the code that must be programmed to the PPC_TX register for the desired V_{AVDD} value.

 V_{AVDD} is the desired A_{VDD} supply voltage.

*VAVDD_MAX*is the maximum voltage that can be generated by the ADP1034 with the selected feedback resistors. Refer to the ADP1034 data sheet for more information.

The AVDD supply from the ADP1034 can be dynamically changed as the load requirement and selected use case changes. Any changes must be done in a coordinated manner. If the voltage on the I/OP screw terminal is expected to increase due to a change in conditions, V_{AVDD} must be adjusted first. If the voltage on the I/OP screw terminal is expected to decrease due to the change in conditions, V_{AVDD} must be adjusted after the change in load, current, or selected use case.

The diagnostics function can confirm that the voltage is set on the AVDD pin. Select AVDD in one of the available diagnostics in the DIAG_ASSIGN register. Enable an ADC conversion using the ADC_CONFIG register and read the diagnostics result using the relevant ADC_DIAG_RESULTx register.

The ADP1034 provides digital isolation to the AD74115H SPI pins (SCLK, SYNC, SDO, and SDI). Isolation is available for two other digital output pins and one digital input pin. The block diagram in Figure 63 shows that the RESET, ADC_RDY, and ALERT pins are isolated using the ADP1034.

Refer to the ADP1034 data sheet for more information.

One-Wire Serial Interface

Programmable power control is implemented via an OWSI between the AD74115H and the ADP1034.

The AD74115H acts as the OWSI main, using the PPC_CTRL pin. An OWSI transaction requires a number of elements, as shown in Figure 62. OWSI timing specifications are listed in Table 16. The OWSI frame is broken into bit periods. Each start event, data bit, and acknowledge (ACK) bit occurs within a bit period, and each timing specification is defined from the start of that bit period.

A start sequence is defined by two successive rising edge pulses. Once the start command is transmitted, 16 data bits follow to make up the address, data, and CRC bits. Finally, an acknowledge sequence is required from the OWSI subordinate. The acknowledge is comprised of two bits: an ACK bit and a parity bit.

The AD74115H pulls the OWSI bus high at the start of the ACK and parity bit periods. The OWSI bus is sampled by the AD74115H for a fixed time during the ACK and parity bits during which the OWSI subordinate can drive the bus low. Refer to Figure 3 for a detailed view of the OWSI timing and to Table 16 for the appropriate timing specifications.

During a successful transaction, the OWSI subordinate remains high during the ACK bit and drives the bus low during the parity bit.

If the transaction is not successful, the OWSI subordinate drives the bus low during the ACK bit and remains high during the parity bit.

Figure 62. OWSI Write with Acknowledge
OWSI CRC

To ensure that data is received correctly in noisy environments, the AD74115H has a CRC implemented in the OWSI. This CRC is based on a 5-bit CRC. The AD74115H generates a 5-bit frame check sequence using the following polynomial:

 $C(x) = x^{5} + x^{2} + 1$

This 5-bit frame check sequence is added to the end of the 11-bit data-word, and the full 16-bit word is sent to the subordinate device before expecting an acknowledge sequence. If the corresponding CRC check on the subordinate device is valid, the subordinate responds with an acknowledge sequence.

If the CRC check on the subordinate device is not valid, the no acknowledge (NOACK) sequence is issued and the PPC_TX_ACK_ERR bit is asserted in the PPC_ACTIVE register. The PPC ERR bit is also asserted in the ALERT STATUS register.

If the CRC check fails, the data is ignored, the PPC_ERR status bit in the ALERT STATUS register is asserted, and the ALERT pin goes low. The PPC_TX_ACK_ERR is also asserted in the PPC_ACTIVE register.

Clear the PPC_ERR bit (ALERT_STATUS register) by writing a 1, which returns the ALERT pin high (assuming that there are no other active alerts). The PPC_ERR error bit can be masked by writing to the relevant bit in the ALERT_MASK register.

SYSTEM LEVEL BLOCK DIAGRAM

Figure 63 shows the connectivity between the AD74115H and the [ADP1034](https://www.analog.com/ADP1034). Figure 63 shows a fully isolated solution for a singlechannel software configurable input and output. The V_{AVDD} , V_{AVCC} , V_{DVCC} , and V_{AVSS} supply voltages for the AD74115H are provided by the ADP1034. The AVDD supply voltage can be dynamically controlled from the host controller using the programmable power control function. Refer to the Power and Isolation section for more information on the programmable power control feature using the ADP1034.

The output power available from the ADP1034 is dependent on the input supply voltage to the VINP pin of the ADP1034. The total power required to be delivered to the AD74115H and to the end load must be considered when choosing the system supply voltage. Refer to the ADP1034 for more information on power delivery.

The connectivity shown in Figure 63 allows the AD74115H to operate in bipolar mode with all of the modes of operation of the device that can be delivered on two screw terminals, including HART communications. An external field supply is only required if digital output currents greater than 100 mA are required with this configuration. The SENSE_EXT1 and SENSE_EXT2 pins on the AD74115H can also be connected to additional screw terminals for 3-wire and 4-wire measurements, if required.

Figure 63. AD74115H and ADP1034 System Level Diagram

EXTERNAL COMPONENTS

Table 36 lists the external components that are recommended to operate the AD74115H.

Table 36. External Components

Table 36. External Components

¹ Use recommended components or ones that are similar.

² Voltage rating can be reduced if charge pump is used instead of the external supply.

³ Antialiasing filter values provide a compromise in performance for all use cases and conditions. These values can be adjusted to optimize for specific design conditions.

⁴ Not recommended for 3-wire and 4-wire resistance measurements.

BOARD DESIGN AND LAYOUT CONSIDERATIONS

This section outlines the critical board design and layout considerations for the AD74115H.

To guarantee stability for the SENSEL pin, limit the capacitance to ground between the SENSEL pin and the required 2 kΩ resistor to <10 pF.

To guarantee stability for the SENSEH pin, limit the capacitance to ground between the SENSEH pin and the required 2 kΩ resistor to <10 pF.

To guarantee stability for the CCOMP pin, limit the capacitance to ground between the CCOMP pin and the C_{COMP} capacitor (if required) to <10 pF.

For correct operation of the programmable power control interface, limit the capacitance to ground on the PPC_CTRL pin to 30 pF.

To optimize thermal performance, design the AD74115H boards with a minimum of four layers and with multiple thermal vias connecting the paddle to the bottom layer of the board. See the JEDEC JESD-51 specifications for more details. Users are recommended to thermally connect the exposed pad of the AD74115H to the thermal vias.

When grounding the AD74115H pins, it is recommended to connect the AGND pins and DGND pins to a single ground plane. The I/ON screw terminal must also be tied to this ground plane.

Track the SENSEH, SENSEHF, SENSEL, and SENSELF pins directly to the pad of the R_{SFNSF} resistor.

Track the DO_SRC_SNS and DO_SNK_SNS pins directly to the pad of the external R_{SFT} resistors.

The AGND SENSE pin senses the voltage at the I/ON screw terminal and provides this voltage as an input to the ADC. It is not recommended to directly connect the AGND_SENSE pin to ground. Instead, users must route a single trace from the AGND_SENSE pin to the I/ON screw terminal. This connection can be done by connecting the AGND_SENSE pin to the I/ON screw terminal on the AD74115H board.

Table 37 summarizes the register map for the AD74115H with information on how to read and write to and from the registers. R indicates read only access, R/W indicates read and write access, R/W1C indicates read, write, or clear, and W indicates write only access.

Table 38 summarizes the HART register map with information on how to read and write to and from the registers. R indicates read only access, R/W indicates read and write access, and W indicates write only access.

Table 38. HART Register Summary

SOFTWARE CONFIGURABLE INPUT AND OUTPUT REGISTERS

Use the following registers to configure the input and output functionality and to take measurements from the AD74115H.

NOP Register

Address: 0x00, Reset: 0x0000, Name: NOP

Read only register. Writing to this register results in a no operation (NOP) command.

Table 39. Bit Descriptions for NOP

Function Setup Register

Address: 0x01, Reset: 0x0000, Name: CH_FUNC_SETUP

Write to this register to select the function. When CH_FUNC_SETUP is programmed, some fields in the ADC_CONFIG, OUTPUT_CONFIG, DIN_CONFIG1, DIN_CONFIG2 and RTD3W4W_CONFIG registers can change.

When changing the function, the high impedance function must be programmed first, before programming the new function.

Table 40. Bit Descriptions for CH_FUNC_SETUP

Table 40. Bit Descriptions for CH_FUNC_SETUP

ADC Configuration Register

Address: 0x02, Reset: 0x2400, Name: ADC_CONFIG

This register selects the ADC configuration for the input and output channel. Disable ADC conversions before making any changes to the ADC_CONFIG register.

Table 41. Bit Descriptions for ADC_CONFIG

Table 41. Bit Descriptions for ADC_CONFIG

Power Optimization Configuration Register

Address: 0x03, Reset: 0x001F, Name: PWR_OPTIM_CONFIG

This register contains some settings to allow for power optimization of the channel.

Table 42. Bit Descriptions for PWR_OPTIM_CONFIG

Digital Input Configuration Register 1

Address: 0x04, Reset: 0x000B, Name: DIN_CONFIG1

This register (along with DIN_CONFIG2) is used to configure the digital input function of the channel.

Table 43. Bit Descriptions for DIN_CONFIG1

Digital Input Configuration Register 2

Address: 0x05, Reset: 0x0000, Name: DIN_CONFIG2

This register (along with DIN CONFIG1) is used to configure the digital input function of the channel.

Table 44. Bit Descriptions for DIN_CONFIG2

Output Configuration Register

Address: 0x06, Reset: 0x0000, Name: OUTPUT_CONFIG

This register configures the output settings of the channel.

Table 45. Bit Descriptions for OUTPUT_CONFIG

Table 45. Bit Descriptions for OUTPUT_CONFIG

3-Wire and 4-Wire RTD Configuration Register

Address: 0x07, Reset: 0x0001, Name: RTD3W4W_CONFIG

This register configures the 3-wire and 4-wire RTD measurements.

Table 46. Bit Descriptions for RTD3W4W_CONFIG

Digital Output with Internal FET Configuration Register

Address: 0x08, Reset: 0x2E00, Name: DO_INT_CONFIG

This register configures the settings for the internal digital output function. When the digital output functionality is enabled, the recommended configuration of the CH_FUNC_SETUP register is to set it to high impedance.

Table 47. Bit Descriptions for DO_INT_CONFIG

Table 47. Bit Descriptions for DO_INT_CONFIG

Digital Output with External FET Configuration Register

Address: 0x09, Reset: 0x2E00, Name: DO_EXT_CONFIG

This register configures the settings for the external digital output function. When the digital output functionality is enabled, the recommended configuration of the CH_FUNC_SETUP register is to set it to high impedance.

Table 48. Bit Descriptions for DO_EXT_CONFIG

Table 48. Bit Descriptions for DO_EXT_CONFIG

Table 48. Bit Descriptions for DO_EXT_CONFIG

Burnout Currents Configuration Register

Address: 0x0A, Reset: 0x0000, Name: I_BURNOUT_CONFIG

This register configures the burnout currents for the VIOUT, SENSE_EXT1, and SENSE_EXT2 pins.

Table 49. Bit Descriptions for I_BURNOUT_CONFIG

Table 49. Bit Descriptions for I_BURNOUT_CONFIG

DAC Code Register

Address: 0x0B, Reset: 0x0000, Name: DAC_CODE

This register is used to set the DAC code for the output functions. The DAC_CODE register is not reset by changing channel functions.

Table 50. Bit Descriptions for DAC_CODE

DAC Active Code Register

Address: 0x0D, Reset: 0x0000, Name: DAC_ACTIVE

This register displays the current value of the code loaded to the DAC. If slewing is enabled, this register reflects the current slew step.

Table 51. Bit Descriptions for DAC_ACTIVE

GPIO_A Configuration Register

Address: 0x35, Reset: 0x0008, Name: GPIO_CONFIG0

The four GPIO x registers configure the four GPIO x pins. A weak pull-down is enabled on each pin, by default, which can be disabled using the GP_WK_PD_EN bit.

[5] GPI_DATA (R)

Pad Weak Pull-Down Enable This Bit Sets the GPIO Logic Level When GPIO_SELECT = 001

General-Purpose Input Data Bit.

Select the General-Purpose Output
Mode. **[15:6] RESERVED [2:0] GPIO_SELECT (R/W)**

[3] GP_WK_PD_EN (R/W)
Pad Weak Pull-Down Enable

Table 52. Bit Descriptions for GPIO_CONFIG0

GPIO_B Configuration Register

Address: 0x36, Reset: 0x0008, Name: GPIO_CONFIG1

The four GPIO x registers configure the four GPIO x pins. A weak pull-down is enabled on each pin, by default, which can be disabled using the GP_WK_PD_EN bit.

Table 53. Bit Descriptions for GPIO_CONFIG1

Table 53. Bit Descriptions for GPIO_CONFIG1

GPIO_C Configuration Register

Address: 0x37, Reset: 0x0008, Name: GPIO_CONFIG2

The four GPIO_x registers configure the four GPIO_x pins. A weak pull-down is enabled on each pin, by default, which can be disabled using the GP_WK_PD_EN bit.

When GPIO_SELECT = 001

Table 54. Bit Descriptions for GPIO_CONFIG2

Table 54. Bit Descriptions for GPIO_CONFIG2

GPIO_D Configuration Register

Address: 0x38, Reset: 0x0008, Name: GPIO_CONFIG3

The four GPIO_x registers configure the four GPIO_x pins. A weak pull-down is enabled on each pin, by default, which can be disabled using the GP_WK_PD_EN bit.

Table 55. Bit Descriptions for GPIO_CONFIG3

FET Leakage Compensation Register

Address: 0x39, Reset: 0x0000, Name: FET_LKG_COMP

This register enables compensation for leakage in the external digital output FETs. This feature can be enabled during precision analog input and output measurements. Only use this register when the DO_INT_MODE is programmed to digital output internal disable, and the DO_EXT_MODE is programmed to digital output external disable.

Table 56. Bit Descriptions for FET_LKG_COMP

Charge Pump Configuration Register

Address: 0x3A, Reset: 0x0000, Name: CHARGE_PUMP

The internal charge pump is enabled in this register when the unipolar capability is required.

Table 57. Bit Descriptions for CHARGE_PUMP

ADC Conversion Control Register

Address: 0x3B, Reset: 0x0000, Name: ADC_CONV_CTRL

This register controls the ADC conversions that must be performed.

Disable ADC conversions before making any changes to the ADC CONV CTRL register.

If enabling a sequence of conversions, ensure that any previous sequence has completed. Ensure that the ADC_BUSY bit in the LIVE_STA-TUS register is 0 before enabling the next sequence.

Table 58. Bit Descriptions for ADC_CONV_CTRL

Diagnostics Select Register

Address: 0x3C, Reset: 0x0000, Name: DIAG_ASSIGN

This register assigns diagnostics to the four available diagnostics inputs.

Table 59. Bit Descriptions for DIAG_ASSIGN

Table 59. Bit Descriptions for DIAG_ASSIGN

Table 59. Bit Descriptions for DIAG_ASSIGN

Digital Output Level Register

Address: 0x40, Reset: 0x0000, Name: DIN_COMP_OUT

This register reflects the debounced output of the digital input comparator.

The I/OP screw terminal voltage is compared to a programmed threshold voltage. The output of this comparison is fed into a programmable debounce circuit.

Table 60. Bit Descriptions for DIN_COMP_OUT

Alert Status Register

Address: 0x41, Reset: 0x0001, Name: ALERT_STATUS

This register contains the alert status of the alert status bits. Once the alert condition has been removed, write 1 to clear any of the bits in this register.

Table 61. Bit Descriptions for ALERT_STATUS

Occurred.

Live Status Register

Address: 0x42, Reset: 0x0000, Name: LIVE_STATUS

This register contains the live status of some of the status bits. The bits are not latched and directly reflect the status bits.

Table 62. Bit Descriptions for LIVE_STATUS

ADC Conversion 1 Result Register

Address: 0x44, Reset: 0x0000, Name: ADC_RESULT1

This register contains the 16 bits of the ADC conversion result.

15 14 13 12 11 10 $\overline{7}$ 00000000000000000 $\mathbf{0}$

[15:0] CONV1_RES[15:0] (R) **ADC Conversion1 Result**

Table 63. Bit Descriptions for ADC_RESULT1

ADC Conversion 2 Result Register

Address: 0x46, Reset: 0x0000, Name: ADC_RESULT2

This register contains the 16 bits of the ADC conversion result.

15 14 13 12 11 10 9 8 7 6 $\overline{}$ $\overline{4}$ $\overline{\mathbf{2}}$ 0 \bullet [15:0] CONV2_RES[15:0] (R)
ADC Conversion 2 Result

Table 64. Bit Descriptions for ADC_RESULT2

Diagnostic Results Registers

Address: 0x53 to 0x56, Reset: 0x0000, Name: ADC_DIAG_RESULTx

These four registers contain the 16-bit diagnostic conversion results.

The 16-Bit Diagnostic Result 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 **[15:0] DIAGNOSTIC_RESULT (R)**

Table 65. Bit Descriptions for ADC_DIAG_RESULTx

Digital Input Counter Register

Address: 0x57, Reset: 0x0000, Name: DIN_COUNTER

This register reflects the digital input counter value when the COUNT_EN bit in DIN_CONFIG1 register is set. This count is allowed to roll over from full scale back to 0; therefore, read this register often enough to avoid unexpected roll-over.

Note that, when the enable signal is low, the count is frozen.

The INV_DIN_COMP_OUT bit inverts the deglitched output allowing the counter increment edge to be modified.

[15:0] DIN_CNT (R) **Contains the Digital Input Counter Value**

Table 66. Bit Descriptions for DIN_COUNTER

Supply Alert Status Register

Address: 0x5B, Reset: 0x0000, Name: SUPPLY_ALERT_STATUS

This register contains the supply alert status bits. Once the alert condition has been removed, write 1 to clear the bits in this register.

Table 67. Bit Descriptions for SUPPLY_ALERT_STATUS

Alert Mask Register for ALERT_STATUS

Address: 0x5F, Reset: 0x0000, Name: ALERT_MASK

This register is used to mask specific status bits from activating the ALERT pin. The position of mask bits in this register line up the corresponding status bits in the ALERT_STATUS register. To mask a specific alert condition, set the corresponding mask bit to 1.

Note that masking a bit does not prevent it from setting the equivalent alert bit in the ALERT_STATUS register.

Table 68. Bit Descriptions for ALERT_MASK

Alert Mask Register for SUPPLY_ALERT_STATUS

Address: 0x60, Reset: 0x0000, Name: SUPPLY_ALERT_MASK

This register is used to mask specific SUPPLY_ALERT_STATUS bits from activating the ALERT pin. The position of mask bits in this register line up the corresponding status bits in the SUPPLY ALERT STATUS register. To mask a particular alert, set the corresponding mask bit to 1. Note that masking a bit does not prevent it from setting the equivalent alert bit in the ALERT_STATUS register.

Table 69. Bit Descriptions for SUPPLY_ALERT_MASK

Readback Select Register

Address: 0x64, Reset: 0x0000, Name: READ_SELECT

This register selects the address of the register required to be read back and determines the contents of the SPI readback frame.

Table 70. Bit Descriptions for READ_SELECT

Select the Registers Read in Burst Mode

Address: 0x65, Reset: 0x03FF, Name: BURST_READ_SEL

This register can be used to select which registers are returned on a burst read that includes any of the ALERT_STATUS, LIVE_STATUS, ADC_RESULTx, ADC_DIAG_RESULTx, and DIN_COUNTER registers.

Table 71. Bit Descriptions for BURST_READ_SEL

Table 71. Bit Descriptions for BURST_READ_SEL

PPC Transmit Register

Address: 0x66, Reset: 0x00FF, Name: PPC_TX

Programmable power control voltage configuration register. This register allows the power supply voltage generated by the [ADP1034](https://www.analog.com/ADP1034) to be configured via the OWSI to adjust the AD74115H power supply, AVDD.

Table 72. Bit Descriptions for PPC_TX

PPC Status Register

Address: 0x6E, Reset: 0x00FF, Name: PPC_ACTIVE

This read only register provides status information on the OWSI transactions.

Table 73. Bit Descriptions for PPC_ACTIVE

Thermal Reset Enable Register

Address: 0x77, Reset: 0x0000, Name: THERM_RST

Table 74. Bit Descriptions for THERM_RST

Command Register

Address: 0x78, Reset: 0x0000, Name: CMD_KEY

This register is used to issue specific commands to the device.

Table 75. Bit Descriptions for CMD_KEY

Table 75. Bit Descriptions for CMD_KEY

Scratch or Spare Register

Address: 0x79 to 0x7A (Increments of 1), Reset: 0x0000, Name: SCRATCHx

[15:0] SCRATCH BITS (R/W) Scratch or Spare Register Field.

Table 76. Bit Descriptions for SCRATCHx

Silicon Revision Register

Address: 0x7B, Reset: 0x0001, Name: SILICON_REV

Table 77. Bit Descriptions for SILICON_REV

Silicon ID 0 Register

Address: 0x7C, Reset: 0x0000, Name: SILICON_ID0

0 0 1 0 2 0 3 $\overline{0}$ 4 $\overline{0}$ 5 $\overline{0}$ 6 0 0 7 8 0 9 0 0 0 0 0 0 0 0 10 11 12 13 14 15 **[15:0] UNIQUE_ID[15:0] (R)**

Unique Identifier

Table 78. Bit Descriptions for SILICON_ID0

Silicon ID 1 Register

Address: 0x7D, Reset: 0x0000, Name: SILICON_ID1

0 $\overline{0}$ 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2 3 4 5 6 7 8 9 10 11 12 13 14 15

Unique Identifier **[15:0] UNIQUE_ID[31:16] (R)**

Table 79. Bit Descriptions for SILICON_ID1

Silicon ID 2 Register

Address: 0x7E, Reset: 0x0000, Name: SILICON_ID2

0 $\overline{0}$ 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2 3 4 5 6 7 8 15 14 13 12 11 10 9

Unique Identifier **[15:0] UNIQUE_ID[47:32] (R)**

Table 80. Bit Descriptions for SILICON_ID2

Silicon ID 3 Register

Address: 0x7F, Reset: 0x0000, Name: SILICON_ID3

Table 81. Bit Descriptions for SILICON_ID3

HART MODEM REGISTERS

The following registers (Address 0x80 to Address 0x89) are HART modem configuration registers.

HART Communications Alert Register

Address: 0x80, Reset: 0x0020, Name: HART_ALERT_STATUS

This register contains the alert status of the HART alert status bits. Once the alert condition is removed, write 1 to clear any of the bits in this register.

Table 82. Bit Descriptions for HART_ALERT_STATUS

HART Communications Receive Register

Address: 0x81, Reset: 0x0000, Name: HART_RX

The receive FIFO is read via this register.

It is possible to burst read the contents of the receive FIFO over the SPI. If the burst read is started at this register, internally the logic does not increment to the next address. Instead, the logic stays at the address of the HART_RX register and repeatedly returns characters from the receive FIFO.

When the address of this register is written to the READ SELECT register, the clock to the HART UART logic is automatically enabled. Therefore, when finished using the UART, write any address other than HART_RX to the READ_SELECT register to disable the clock to the UART to save power.

Table 83. Bit Descriptions for HART_RX

HART Communications Transmit Register

Address: 0x82, Reset: 0x0000, Name: HART_TX

The transmit FIFO is written via this register.

Transmit Data Register

Table 84. Bit Descriptions for HART_TX

FIFO Control Register

Address: 0x83, Reset: 0x08C1, Name: HART_FCR

This register is used to configure the transmit and receive FIFOs.

Table 85. Bit Descriptions for HART_FCR

HART UART Transmit Control Register

Address: 0x84, Reset: 0x0000, Name: HART_MCR

This register is used to send the request to send (RTS) signal.

Table 86. Bit Descriptions for HART_MCR

Receive FIFO Byte Count Register

Address: 0x85, Reset: 0x0000, Name: HART_RFC

This register shows the number of bytes contained in the HART receive FIFO.

Table 87. Bit Descriptions for HART_RFC

Transmit FIFO Byte Count Register

Address: 0x86, Reset: 0x0000, Name: HART_TFC

This register shows the number of bytes contained in the HART transmit FIFO.

Table 88. Bit Descriptions for HART_TFC

HART Communications Alert Mask Register

Address: 0x87, Reset: 0x1EFF, Name: HART_ALERT_MASK

This register is used to mask specific status bits from activating the ALERT pin. The position of the mask bits in this register line up with the corresponding status bits in the HART_ALERT_STATUS register. To mask a specific alert, set the corresponding mask bit to 1.

Note that masking a bit does not prevent it from setting the equivalent alert bit in the ALERT_STATUS register.

Table 89. Bit Descriptions for HART_ALERT_MASK

Table 89. Bit Descriptions for HART_ALERT_MASK

HART Support Configuration Register

Address: 0x88, Reset: 0xC430, Name: HART_CONFIG

This register is used to configure the HART settings.

EVENT_DET_COUNT Counter.

Table 90. Bit Descriptions for HART_CONFIG

Table 90. Bit Descriptions for HART_CONFIG

HART Event Detected Count Register

Address: 0x89, Reset: 0x0000, Name: HART_EVDET_COUNT

This register records the time since the last event was detected by the HART modem.

Table 91. Bit Descriptions for HART_EVDET_COUNT

