

16-Bit, 6 MSPS, PulSAR Differential ADC

Data Sheet **[AD7625](http://www.analog.com/AD7625?doc=AD7625.pdf)**

FEATURES

Throughput: 6 MSPS SNR: 93 dB INL: ±0.45 LSB typical, ±1 LSB maximum DNL: ±0.3 LSB typical, ±0.5 LSB maximum Power dissipation: 135 mW 32-lead LFCSP (5 mm × 5 mm) SAR architecture No latency/no pipeline delay 16-bit resolution with no missing codes Zero error: ±1.5 LSB Differential input voltage: ±4.096 V Serial LVDS interface Self-clocked mode Echoed-clock mode Can use LVDS or CMOS for conversion control (CNV signal) Reference options Internal: 4.096 V External (1.2 V) buffered to 4.096 V External: 4.096 V

APPLICATIONS

High dynamic range telecommunications Receivers Digital imaging systems High speed data acquisition Spectrum analysis Test equipment

GENERAL DESCRIPTION

Th[e AD7625 i](http://www.analog.com/AD7625?doc=AD7625.pdf)s a 16-bit, 6 MSPS, charge redistribution successive approximation register (SAR) based architecture analog-to-digital converter (ADC). SAR architecture allows unmatched performance both in noise (93 dB SNR) and in linearity (1 LSB). The [AD7625](http://www.analog.com/AD7625?doc=AD7625.pdf) contains a high speed, 16-bit sampling ADC, an internal conversion clock, and an internal buffered reference. On the CNV± rising edge, it samples the voltage difference between the IN+ and IN− pins. The voltages on these pins swing in opposite phase between 0 V and REF. The 4.096 V reference voltage, REF, can be generated internally or applied externally.

All converted results are available on a single LVDS self-clocked or echoed-clock serial interface, reducing external hardware connections.

The [AD7625 i](http://www.analog.com/AD7625?doc=AD7625.pdf)s housed in a 32-lead, 5 mm \times 5 mm LFCSP with operation specified from −40°C to +85°C.

Table 1. Fast PulSAR® ADC Selection

Rev. B [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=AD7625.pdf&product=AD7625&rev=B)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

REVISION HISTORY

$7/12$ -Rev. 0 to Rev. A

1/09-Revision 0: Initial Version

SPECIFICATIONS

VDD1 = 5 V; VDD2 = 2.5 V; VIO = 2.5 V; REF = 4.096 V; all specifications T_{MIN} to T_{MAX} , unless otherwise noted.

Table 2.

' Using an external reference.
² The ANSI-644 LVDS specification has a minimum output common mode (V_{ocм}) of 1125 mV.
³ Power dissipation is for th[e AD7625 d](http://www.analog.com/AD7625?doc=AD7625.pdf)evice only. In self-clocked interface mode, 9 mW is dissipa dissipated in two 100 Ω terminators.

TIMING SPECIFICATIONS

VDD1 = 5 V; VDD2 = 2.5 V; VIO = 2.37 V to 2.63 V; REF = 4.096 V; all specifications T_{MIN} to T_{MAX} , unless otherwise noted.

Table 3.

¹ The maximum time between conversions is 10,000 ns. If CNV± is left idle for a time greater than the maximum value of t_{CYC,} the subsequent conversion result is invalid.
² Eor the minimum CLK period, the window avai For the minimum CLK period, the window available to read data is t_{CYC} – t_{MSB} + t_{CLKL}. Divide this time by the number of bits (n) that are read. In echoed-clock interface mode, $n = 16$; in self-clocked interface mode, $n = 18$.

ABSOLUTE MAXIMUM RATINGS

Table 4.

THERMAL RESISTANCE

 θ_{JA} is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 5. Thermal Resistance

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

¹ See th[e Analog Inputs s](#page-13-1)ection.

2 Keep CNV+/CNV− low for any external REF voltage > 4.3 V applied to the REF pin.

³ Transient currents of up to 100 mA do not cause SCR latch-up.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Table 6. Pin Function Descriptions

¹ AI = analog input; AI/O = bidirectional analog; AO = analog output; DI = digital input; DO = digital output; P = power.

Figure 5. Differential Nonlinearity vs. Code

Figure 6. FFT 2 kHz Input Tone, Zoom In on Input Tone and Harmonics

Figure 8. Integral Nonlinearity vs. Code

Figure 9. THD at Input Amplitudes of −0.5 dBFS to −10 dBFS vs. Frequency

Figure 12. THD vs. Temperature (−0.5 dB, 20 kHz Input Tone)

Data Sheet **AD7625**

250,000 262,144 SAMPLES STD DEVIATION = 0.4829 201,320 200,000 150,000 COUNT 100,000 50,000 30,651 30,073 ⁴⁶ ⁰ ⁰ 0 54 07652-022 **FEC7 FEC8 FEC9 FECA FECB FECC FECD CODE (HEX)**

Figure 16. Histogram of 262,144 Conversions of a DC Input at the Code Center (External Reference)

Figure 17. Histogram of 262,144 Conversions of a DC Input at the Code Transition (Internal Reference)

TERMINOLOGY

Common-Mode Rejection Ratio (CMRR)

CMRR is defined as the ratio of the power in the ADC output at full-scale frequency, f, to the power of an 80 mV p-p sine wave applied to the common-mode voltage of V_{IN+} and V_{IN-} at frequency fs.

 $CMRR$ (dB) = $10log(Pf/Pf_S)$

where:

Pf is the power at frequency *f* in the ADC output. *Pfs* is the power at frequency *fs* in the ADC output.

Differential Nonlinearity (DNL) Error

In an ideal ADC, code transitions are 1 LSB apart. Differential nonlinearity is the maximum deviation from this ideal value. It is often specified in terms of resolution for which no missing codes are guaranteed.

Integral Nonlinearity (INL) Error

Linearity error refers to the deviation of each individual code from a line drawn from negative full scale through positive full scale. The point used as negative full scale occurs ½ LSB before the first code transition. Positive full scale is defined as a level 1½ LSB beyond the last code transition. The deviation is measured from the middle of each code to the true straight line.

Dynamic Range

Dynamic range is the ratio of the rms value of the full scale to the rms noise measured for an input typically at −60 dB. The value for dynamic range is expressed in decibels.

Effective Number of Bits (ENOB)

ENOB is a measurement of the resolution with a sine wave input. It is related to SINAD and is expressed in bits by

$$
ENOB = [(SIMAD_{dB} - 1.76)/6.02]
$$

Gain Error

The first transition (from 100 … 000 to 100 …001) should occur at a level ½ LSB above nominal negative full scale (−4.0959375 V for the ±4.096 V range). The last transition (from 011 … 110 to 011 … 111) should occur for an analog voltage 1½ LSB below the nominal full scale $(+4.0959375 \text{ V}$ for the $\pm 4.096 \text{ V}$ range). The gain error is the deviation of the difference between the actual level of the last transition and the actual level of the first transition from the difference between the ideal levels.

Least Significant Bit (LSB)

The least significant bit, or LSB, is the smallest increment that can be represented by a converter. For a fully differential input ADC with N bits of resolution, the LSB expressed in volts is

$$
LSB (V) = \frac{V_{IN\ P\cdot P}}{2^N}
$$

Power Supply Rejection Ratio (PSRR)

Variations in power supply affect the full-scale transition but not the linearity of the converter. PSRR is the maximum change in the full-scale transition point due to a change in power supply voltage from the nominal value.

Reference Voltage Temperature Coefficient

The reference voltage temperature coefficient is derived from the typical shift of output voltage at 25°C on a sample of parts at the maximum and minimum reference output voltage (V_{REF}) measured at T_{MIN} , $T(25^{\circ}C)$, and T_{MAX} . It is expressed in ppm/ ${}^{\circ}C$ as

$$
TCV_{REF}(\text{ppm/}^{\circ}\text{C}) = \frac{V_{REF} (Max) - V_{REF} (Min)}{V_{REF} (25^{\circ}\text{C}) \times (T_{MAX} - T_{MIN})} \times 10^{6}
$$

where:

 $V_{REF}(Max) =$ maximum V_{REF} at T_{MIN} , $T(25^{\circ}C)$, or T_{MAX} . $V_{REF}(Min) = \text{minimum V}_{REF}$ at T_{MIN} , $T(25^{\circ}C)$, or T_{MAX} . V_{REF} (25°C) = V_{REF} at 25°C. $T_{MAX} = +85^{\circ}$ C. $T_{MIN} = -40$ °C.

Signal-to-Noise Ratio (SNR)

SNR is the ratio of the rms value of the actual input signal to the rms sum of all other spectral components below the Nyquist frequency, excluding harmonics and dc. The value for SNR is expressed in decibels.

Signal-to-(Noise + Distortion) (SINAD) Ratio

SINAD is the ratio of the rms value of the actual input signal to the rms sum of all other spectral components below the Nyquist frequency, including harmonics but excluding dc. The value for SINAD is expressed in decibels.

Spurious-Free Dynamic Range (SFDR)

SFDR is the difference, in decibels, between the rms amplitude of the input signal and the peak spurious signal.

Total Harmonic Distortion (THD)

THD is the ratio of the rms sum of the first five harmonic components to the rms value of a full-scale input signal and is expressed in decibels.

Zero Error

Zero error is the difference between the ideal midscale input voltage (0 V) and the actual voltage producing the midscale output code.

Figure 18. ADC Simplified Schematic

CIRCUIT INFORMATION

The [AD7625 i](http://www.analog.com/AD7625?doc=AD7625.pdf)s a 6 MSPS, high precision, power efficient, 16-bit ADC that uses SAR based architecture to provide performance of 93 dB SNR, ±0.45 LSB INL, and ±0.3 LSB DNL.

The [AD7625 i](http://www.analog.com/AD7625?doc=AD7625.pdf)s capable of converting 6,000,000 samples per second (6 MSPS). The device typically consumes 135 mW. The [AD7625](http://www.analog.com/AD7625?doc=AD7625.pdf) offers the added functionality of a high performance on-chip reference and on-chip reference buffer.

The [AD7625 i](http://www.analog.com/AD7625?doc=AD7625.pdf)s specified for use with 5 V and 2.5 V supplies (VDD1, VDD2). The interface from the digital host to th[e AD7625](http://www.analog.com/AD7625?doc=AD7625.pdf) uses 2.5 V logic only. Th[e AD7625 u](http://www.analog.com/AD7625?doc=AD7625.pdf)ses an LVDS interface to transfer data conversions. The CNV+ and CNV− inputs to the device activate the conversion of the analog input. The CNV+ and CNV− pins can be applied using a CMOS or LVDS source.

The [AD7625 i](http://www.analog.com/AD7625?doc=AD7625.pdf)s housed in a space-saving, 32-lead, 5 mm \times 5 mm LFCSP.

CONVERTER INFORMATION

The [AD7625 i](http://www.analog.com/AD7625?doc=AD7625.pdf)s a 6 MSPS ADC that uses SAR based architecture incorporating a charge redistribution DAC[. Figure 18](#page-12-3) shows a simplified schematic of the ADC. The capacitive DAC consists of two identical arrays of 16 binary weighted capacitors that are connected to the two comparator inputs.

During the acquisition phase, the terminals of the array tied to the input of the comparator are connected to GND via SW+ and SW−. All independent switches are connected to the analog inputs. In this way, the capacitor arrays are used as sampling capacitors and acquire the analog signal on the IN+ and IN− inputs. A conversion phase is initiated when the acquisition phase is complete and the CNV± input goes logic high. Note that the [AD7625 c](http://www.analog.com/AD7625?doc=AD7625.pdf)an receive a CMOS (CNV+) or LVDS format (CNV±) signal.

When the conversion phase begins, SW+ and SW− are opened first. The two capacitor arrays are then disconnected from the inputs and connected to the GND input. Therefore, the differential voltage between the inputs (IN+ and IN−) captured at the end of the acquisition phase is applied to the comparator inputs, causing the comparator to become unbalanced. By switching each element of the capacitor array between GND and 4.096 V (the reference voltage), the comparator input varies by binary weighted voltage steps ($V_{REF}/2$, $V_{REF}/4$... $V_{REF}/65,536$). The control logic toggles these switches, MSB first, to bring the comparator back into a balanced condition. At the completion of this process, the control logic generates the ADC output code.

The [AD7625 d](http://www.analog.com/AD7625?doc=AD7625.pdf)igital interface uses low voltage differential signaling (LVDS) to enable high data transfer rates.

The $AD7625$ conversion result is available for reading after t_{MSB} (time from the conversion start until MSB is available) has elapsed. The user must apply a burst LVDS CLK± signal to the [AD7625](http://www.analog.com/AD7625?doc=AD7625.pdf) to transfer data to the digital host.

The CLK± signal outputs the ADC conversion result onto the data output D±. The bursting of the CLK± signal is illustrated in [Figure 29 a](#page-18-1)nd [Figure 30 a](#page-19-0)nd is characterized as follows: The differential voltage on CLK± should be held to create logic low in the time between t_{CLKL} and t_{MSB} .

The [AD7625 h](http://www.analog.com/AD7625?doc=AD7625.pdf)as two data read modes. For more information about the echoed-clock and self-clocked interface modes, see the [Digital Interface](#page-18-0) section.

TRANSFER FUNCTIONS

The [AD7625 u](http://www.analog.com/AD7625?doc=AD7625.pdf)ses a 4.096 V reference. Th[e AD7625 c](http://www.analog.com/AD7625?doc=AD7625.pdf)onverts the differential voltage of the antiphase analog inputs (IN+ and IN−) into a digital output. The analog inputs, IN+ and IN−, require a 2.048 V common-mode voltage (REF/2).

The 16-bit conversion result is in MSB first, twos complement format.

The ideal transfer functions for th[e AD7625 a](http://www.analog.com/AD7625?doc=AD7625.pdf)re shown i[n Figure 19](#page-13-2) an[d Table 7.](#page-13-3)

Figure 19. ADC Ideal Transfer Functions (FSR = Full-Scale Range)

ANALOG INPUTS

The analog inputs, IN+ and IN−, applied to th[e AD7625 m](http://www.analog.com/AD7625?doc=AD7625.pdf)ust be 180° out of phase with each other[. Figure 20](#page-13-4) shows an equivalent circuit of the input structure of th[e AD7625.](http://www.analog.com/AD7625?doc=AD7625.pdf)

The two diodes provide ESD protection for the analog inputs, IN+ and IN−. Care must be taken to ensure that the analog input signal does not exceed the reference voltage by more than 0.3 V. If the analog input signal exceeds this level, the diodes become forward-biased and start conducting current. These diodes can handle a forward-biased current of 130 mA maximum. However, if the supplies of the input buffer (for example, the supplies of the [ADA4899-1](http://www.analog.com/ADA4899-1?doc=AD7625.pdf) i[n Figure 24\)](#page-15-1) are different from those of the reference, the analog input signal may eventually exceed the supply rails by more than 0.3 V. In such a case (for example, an input buffer with a short circuit), the current limitation can be used to protect the device.

Figure 20. Equivalent Analog Input Circuit

07652-032

The analog input structure allows the sampling of the true differential signal between IN+ and IN−. By using these differential inputs, signals common to both inputs are rejected. The [AD7625](http://www.analog.com/AD7625?doc=AD7625.pdf) shows some degradation in THD with higher analog input frequencies.

07652-027

120-2392

TYPICAL CONNECTION DIAGRAM

¹ SEE THE LAYOUT, DECOUPLING, AND GROUNDING SECTION.
² C_{REF} IS USUALLY A 10µF CERAMIC CAPACITOR WITH LOW ESR AND ESL.
³ USE PULL-UP OR PULL-DOWN RESISTORS TO CONTROL EN0, EN1 DURING POWER-UP. EN0 AND EN1 INPUTS CAN

- FIXED IN HARDWARE OR CONTROLLED USING A DIGITAL HOST (EN0 = 0 AND EN1 = 0 IS AN ILLEGAL STATE).
⁴ OPTION TO USE A CMOS (CNV+) OR LVDS (CNV±) INPUT TO CONTROL CONVERSIONS.
⁵ TO ENABLE SELF-CLOCKED MODE, TIE DCO+ TO
-
-
- **6 CONNECT PIN 19 AND PIN 20 TO VDD1 SUPPLY; ISOLATE FROM PIN 1 USING A FERRITE BEAD SIMILAR TO WURTH 74279266.**
- **8 SEE THE DRIVING THE ADT625 SECTION FOR DETAILS ON AMPLIFIER CONFIGURATIONS.**
 8 SEE THE VOLTAGE REFERENCE OPTIONS SECTION FOR DETAILS.

Figure 22. Typical Application Diagram

DRIVING TH[E AD7625](http://www.analog.com/AD7625?doc=AD7625.pdf)

Differential Analog Input Source

[Figure 24 s](#page-15-1)hows a[n ADA4899-1 d](http://www.analog.com/ADA4899-1?doc=AD7625.pdf)riving each differential input to the [AD7625.](http://www.analog.com/AD7625?doc=AD7625.pdf)

Single-Ended-to-Differential Driver

For applications using unipolar analog signals, a single-endedto-differential driver, as shown i[n Figure 23,](#page-15-2) allows for a differential input into the device. This configuration, when provided with an input signal of 0 V to 4.096 V, produces a differential ±4.096 V with midscale at 2.048 V. The one-pole filter using $R = 33 \Omega$ and $C = 56$ pF provides a corner frequency of 86 MHz. The VCM output of th[e AD7625 c](http://www.analog.com/AD7625?doc=AD7625.pdf)an be buffered and then used to provide the required 2.048 V common-mode voltage.

Figure 23. Single-Ended-to-Differential Driver Circuit

07652-025

7652-025

1SEE THE VOLTAGE REFERENCE OPTIONS SECTION. CONNECTION TO EXTERNAL REFERENCE SIGNALS IS DEPENDENT ON THE EN1 AND EN0 SETTINGS. 2CREF IS USUALLY A 10µF CERAMIC CAPACITOR WITH LOW ESL AND ESR.

Figure 24. Driving th[e AD7625 f](http://www.analog.com/AD7625?doc=AD7625.pdf)rom a Differential Analog Source

VOLTAGE REFERENCE OPTIONS

The [AD7625 a](http://www.analog.com/AD7625?doc=AD7625.pdf)llows flexible options for creating and buffering the reference voltage. Th[e AD7625 c](http://www.analog.com/AD7625?doc=AD7625.pdf)onversions refer to 4.096 V only. The various options creating this 4.096 V reference are controlled by the EN1 and EN0 pins (se[e Table 8\)](#page-16-1).

Table 8. Voltage Reference Options1

 1 EN1 = 0 and EN0 = 0 is an illegal state.

Figure 25. Voltage Reference Options

07652-017

ā

POWER SUPPLY

The [AD7625 u](http://www.analog.com/AD7625?doc=AD7625.pdf)ses both 5 V (VDD1) and 2.5 V (VDD2) power supplies, as well as a digital input/output interface supply (VIO). VIO allows a direct interface with 2.5 V logic only. VIO and VDD2 can be taken from the same 2.5 V source; however, it is best practice to isolate the VIO and VDD2 pins using separate traces and also to decouple each pin separately.

The 5 V and 2.5 V supplies required for the [AD7625](http://www.analog.com/AD7625?doc=AD7625.pdf) can be generated using Analog Devices, Inc., low dropout regulators (LDOs) such as the [ADP3330-2.5, ADP3330-5,](http://www.analog.com/ADP3330?doc=AD7625.pdf) [ADP3334,](http://www.analog.com/ADP3334?doc=AD7625.pdf) and [ADP1708.](http://www.analog.com/ADP1708?doc=AD7625.pdf)

Power-Up

When powering up the [AD7625](http://www.analog.com/AD7625?doc=AD7625.pdf) device, first apply the VIO voltage to the device so that the EN1 and EN0 values can be set for the reference option in use. Connect the EN0 and EN1 pins to pull-up/pull-down resistors to ensure that one or both of these pins is set to a nonzero value. $EN0 = 0$ and $EN1 = 0$ is an illegal state that must be avoided.

After VIO is established, apply the 2.5 V VDD2 supply to the device followed by the 5 V VDD1 supply and then an external reference (depending on the reference setting being used). Finally, apply the analog inputs to the ADC.

EXTERNAL REF

0 1000 2000 3000 4000 5000 6000 7000 ⁶⁰

DIGITAL INTERFACE

Conversion Control

All analog-to-digital conversions are controlled by the CNV signal. This signal can be applied in the form of a CNV+/CNV− LVDS signal, or it can be applied in the form of a 2.5 V CMOS logic signal to the CNV+ pin. The conversion is initiated by the rising edge of the CNV signal.

After the [AD7625 i](http://www.analog.com/AD7625?doc=AD7625.pdf)s powered up, the first conversion result generated is invalid. Subsequent conversion results are valid provided that the time between conversions does not exceed the maximum specification for tcyc.

The two methods for acquiring the digital data output of the [AD7625](http://www.analog.com/AD7625?doc=AD7625.pdf) via the LVDS interface are described in the following sections.

Echoed-Clock Interface Mode

The digital operation of the [AD7625 i](http://www.analog.com/AD7625?doc=AD7625.pdf)n echoed-clock interface mode is shown in [Figure 29.](#page-18-1) This interface mode, requiring only a shift register on the digital host, can be used with many digital hosts (FPGA, shift register, microprocessor, and so on). It requires three LVDS pairs (D±, CLK±, and DCO±) between eac[h AD7625 a](http://www.analog.com/AD7625?doc=AD7625.pdf)nd the digital host.

The clock DCO± is a buffered copy of CLK± and is synchronous to the data, D±, which is updated on the falling edge of DCO+ (t_D) . By maintaining good propagation delay matching between D[±] and DCO[±] through the board and the digital host, DCO⁺ can be used to latch $D\pm$ with good timing margin for the shift register.

Conversions are initiated by a CNV± pulse. The CNV± pulse must be returned low ($\leq t_{\text{CNVH}}$ maximum) for valid operation. After a conversion begins, it continues until completion. Additional CNV± pulses are ignored during the conversion phase. After the time t_{MSB} elapses, the host should begin to burst the CLK \pm . Note that t_{MSB} is the maximum time for the MSB of the new conversion result and should be used as the gating device for CLK±. The echoed clock, DCO±, and the data, D±, are driven in phase, with $D\pm$ being updated on the falling edge of DCO+; the host should use the rising edge of DCO+ to capture D±. The only requirement is that the 16 CLK pulses finish before the time t_{CLKL} elapses for the next conversion phase or the data is lost. From the time t $_{CLKL}$ to t_{MSB}, D \pm and DCO \pm are driven to 0s. Set CLK± to idle low between CLK± bursts.

Self-Clocked Interface Mode

The digital operation of the [AD7625 i](http://www.analog.com/AD7625?doc=AD7625.pdf)n self-clocked interface mode is shown in [Figure 30.](#page-19-0) This interface mode reduces the number of wires between ADCs and the digital host to two LVDS pairs pe[r AD7625 \(](http://www.analog.com/AD7625?doc=AD7625.pdf)CLK± and D±) or to a single pair if sharing a common CLK± using multipl[e AD7625 d](http://www.analog.com/AD7625?doc=AD7625.pdf)evices. Self-clocked interface mode facilitates the design of boards that use multiple [AD7625](http://www.analog.com/AD7625?doc=AD7625.pdf) devices. The digital host can adapt the interfacing scheme to account for differing propagation delays between eac[h AD7625 d](http://www.analog.com/AD7625?doc=AD7625.pdf)evice and the digital host.

The self-clocked interface mode consists of preceding the results of each ADC word with a 2-bit header on the data, D±. This header is used to synchronize D± of each conversion in the digital host. Synchronization is accomplished by one simple state machine per [AD7625](http://www.analog.com/AD7625?doc=AD7625.pdf) device. For example, if the state machine is running at the same speed as CLK± with three phases, the state machine measures when the Logic 1 of the header occurs.

Conversions are initiated by a CNV± pulse. The CNV± pulse must be returned low (\leq t $_{\rm CNVH}$ maximum) for valid operation. After a conversion begins, it continues until completion. Additional CNV± pulses are ignored during the conversion phase. After the time t_{MSB} elapses, the host should begin to burst the $CLK_±$. Note that t_{MSB} is the maximum time for the first bit of the header and should be used as the gating device for CLK±. CLK± is also used internally on the host to begin the internal synchronization state machine. The next header bit and conversion results are output on subsequent falling edges of CLK±. The only requirement is that the 18 CLK± pulses finish before the time t_{CLKL} elapses for the next conversion phase or the data is lost. Set CLK± to idle high between bursts of 18 CLK± pulses.

Figure 30. Self-Clocked Interface Mode Timing Diagram

APPLICATIONS INFORMATION

LAYOUT, DECOUPLING, AND GROUNDING

When laying out the printed circuit board (PCB) for th[e AD7625,](http://www.analog.com/AD7625?doc=AD7625.pdf) follow the practices described in this section to obtain the maximum performance from the converter.

Exposed Pad

Th[e AD7625 h](http://www.analog.com/AD7625?doc=AD7625.pdf)as an exposed pad on the underside of the package.

- Solder the pad directly to the PCB.
- Connect the pad to the ground plane of the board using multiple vias, as shown i[n Figure 31.](#page-20-3)
- Decouple all supply pins except for Pin 12 (VIO) directly to the pad, minimizing the current return path.
- Pin 13 and Pin 24 can be connected directly to the pad. Use vias to ground at the point where these pins connect to the pad.

VDD1 Supply Routing and Decoupling

The VDD1 supply is connected to Pin 1, Pin 19, and Pin 20. The supply should be decoupled using a 100 nF capacitor at Pin 1. The user can connect this supply trace to Pin 19 and Pin 20. Use a series ferrite bead to connect the VDD1 supply from Pin 1 to Pin 19 and Pin 20. The ferrite bead isolates any high frequency noise or ringing on the VDD1 supply. Decouple the VDD1

supply to Pin 19 and Pin 20 using a 100 nF capacitor to GND. This GND connection can be placed a short distance away from the exposed pad.

VIO Supply Decoupling

Decouple the VIO supply applied to Pin 12 to ground at Pin 13.

Layout and Decoupling of Pin 25 to Pin 32

Connect the outputs of Pin 25, Pin 26, and Pin 28 together and decouple them to Pin 27 using a 10 μF capacitor with low ESR and low ESL.

Reduce the inductance of the path connecting Pin 25, Pin 26, and Pin 28 by widening the PCB traces connecting these pins.

A similar approach should be taken in the connections used for the reference pins of th[e AD7625.](http://www.analog.com/AD7625?doc=AD7625.pdf) Connect Pin 29, Pin 30, and Pin 32 together using widened PCB traces to reduce inductance. In internal or external reference mode, a 4.096 V reference voltage is output on Pin 29, Pin 30, and Pin 32. Decouple these pins to Pin 31 using a 10 μF capacitor with low ESR and low ESL.

[Figure 31 s](#page-20-3)hows an example of the recommended layout for the underside of the [AD7625](http://www.analog.com/AD7625?doc=AD7625.pdf) device. Note the extended signal trace connections and the outline of the capacitors decoupling the signals applied to the REF pins (Pin 29, Pin 30, and Pin 32) and to the CAP2 pins (Pin 25, Pin 26, and Pin 28).

Figure 31. PCB Layout and Decoupling Recommendations for Pin 24 to Pin 32

OUTLINE DIMENSIONS

ORDERING GUIDE

 $1 Z =$ RoHS Compliant Part.

² The [EVAL-SDP-CH1Z](http://www.analog.com/SDP-H1?doc=AD7625.pdf) board allows the PC to control and communicate with all Analog Devices evaluation boards with model numbers ending with the FMC designator.

NOTES