

# 16-Bit, 100 kSPS, Single-Ended PulSAR ADC in MSOP/QFN

# Data Sheet **[AD7683](http://www.analog.com/AD7683?doc=AD7683.pdf)**

#### <span id="page-0-0"></span>**FEATURES**

**16-bit resolution with no missing codes Throughput: 100 kSPS INL: ±1 LSB typical, ±3 LSB maximum Pseudo differential analog input range 0 V to VREF with VREF up to VDD Single-supply operation: 2.7 V to 5.5 V Serial interface SPI/QSPI/MICROWIRE/DSP compatible Power dissipation: 4 mW @ 5 V, 1.5 mW @ 2.7 V, 150 μW @ 2.7 V/10 kSPS Standby current: 1 nA 8-lead packages: MSOP 3 mm × 3 mm QFN (LFCSP) (SOT-23 size) Improved second source to ADS8320 and ADS8325** 

#### <span id="page-0-1"></span>**APPLICATIONS**

**Battery-powered equipment Data acquisition Instrumentation Medical instruments Process control** 

#### <span id="page-0-3"></span>**GENERAL DESCRIPTION**

The [AD7683 i](http://www.analog.com/AD7683?doc=AD7683.pdf)s a 16-bit, charge redistribution, successive approximation, PulSAR® analog-to-digital converter (ADC) that operates from a single power supply, VDD, between 2.7 V and 5.5 V. It contains a low power, high speed, 16-bit sampling ADC with no missing codes (B grade), an internal conversion clock, and a serial, SPI-compatible interface port. The part also contains a low noise, wide bandwidth, short aperture delay, track-and-hold circuit. On the  $\overline{\text{CS}}$  falling edge, it samples an

### **APPLICATION DIAGRAM**

<span id="page-0-2"></span>

#### **Table 1. MSOP, QFN (LFCSP)/SOT-23, 14-/16-/18-Bit PulSAR ADC**



analog input, +IN, between 0 V to REF with respect to a ground sense, –IN. The reference voltage, REF, is applied externally and can be set up to the supply voltage. Its power scales linearly with throughput.

The [AD7683 i](http://www.analog.com/AD7683?doc=AD7683.pdf)s housed in an 8-lead MSOP or an 8-lead QFN (LFCSP) package, with an operating temperature specified from −40°C to +85°C.

#### **Rev. B [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=AD7683.pdf&product=AD7683&rev=B)**

**Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.** 

## **TABLE OF CONTENTS**



### <span id="page-1-0"></span>**REVISION HISTORY**

#### $2/16$ —Rev. A to Rev. B



#### $2/08$ —Rev.  $0$  to Rev.  $\boldsymbol{\rm{A}}$



#### 9/04-Initial Version: Revision 0



### <span id="page-2-0"></span>**SPECIFICATIONS**

VDD = 2.7 V to 5.5 V; V $_{REF}$  = VDD; T<sub>A</sub> = -40°C to +85°C, unless otherwise noted.

#### **Table 2.**



<sup>1</sup> See th[e Typical Performance Characteristics](#page-8-0) section for more information.

<sup>2</sup> With all digital inputs forced to VDD or GND, as required.

<sup>3</sup> During acquisition phase.

VDD = 5 V;  $V_{REF}$  = VDD;  $T_A = -40\degree C$  to +85 $\degree C$ , unless otherwise noted.

#### **Table 3.**



<sup>1</sup> See the [Terminology](#page-7-0) section. These specifications include full temperature range variation but do not include the error contribution from the external reference. <sup>2</sup> All specifications in dB are referred to a full-scale input, FS. Tested with an input signal at 0.5 dB below full scale, unless otherwise specified.

VDD = 2.7 V;  $V_{REF}$  = 2.5V;  $T_A$  = -40°C to +85°C, unless otherwise noted.

#### **Table 4.**



<sup>1</sup> See the [Terminology](#page-7-0) section. These specifications do include full temperature range variation but do not include the error contribution from the external reference. <sup>2</sup> All specifications in dB are referred to a full-scale input FS. Tested with an input signal at 0.5 dB below full scale, unless otherwise specified.

#### <span id="page-4-0"></span>**TIMING SPECIFICATIONS**

VDD = 2.7 V to 5.5 V; T<sub>A</sub> = −40°C to +85°C, unless otherwise noted.



#### **Timing and Circuit Diagrams**

<span id="page-4-1"></span>





Figure 3. Load Circuit for Digital Interface Timing



Figure 4. Voltage Reference Levels for Timing



Figure 5.  $D_{OUT}$  Rise and Fall Timing

### <span id="page-5-0"></span>ABSOLUTE MAXIMUM RATINGS

#### **Table 6.**



<sup>1</sup> See th[e Analog Input](#page-12-1) section.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

#### <span id="page-5-1"></span>**THERMAL RESISTANCE**

#### **Table 7. Thermal Resistance**



#### <span id="page-5-2"></span>**ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge<br>without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

### <span id="page-6-0"></span>PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Figure 6. 8-Lead MSOP Pin Configuration





 $1$  AI = analog input; DI = digital input; DO = digital output; and P = power.





**Table 9. 8-Lead QFN (LFCSP) Pin Function Descriptions** 



 $1$  AI = analog input; DI = digital input; DO = digital output; and P = power.

### <span id="page-7-0"></span>**TERMINOLOGY**

#### **Integral Nonlinearity Error (INL)**

Linearity error refers to the deviation of each individual code from a line drawn from negative full scale through positive full scale. The point used as negative full scale occurs ½ LSB before the first code transition. Positive full scale is defined as a level 1½ LSB beyond the last code transition. The deviation is measured from the middle of each code to the true straight line (se[e Figure 22\)](#page-11-4).

#### Differential Nonlinearity Error (DNL)

In an ideal ADC, code transitions are 1 LSB apart. DNL is the maximum deviation from this ideal value. It is often specified in terms of resolution for which no missing codes are guaranteed.

#### Offset Error

The first transition should occur at a level ½ LSB above analog ground (38.1  $\mu$ V for the 0 V to 5 V range). The offset error is the deviation of the actual transition from that point.

#### Gain Error

The last transition (from 111...10 to 111...11) should occur for an analog voltage 1½ LSB below the nominal full scale (4.999886 V for the 0 V to 5 V range). The gain error is the deviation of the actual level of the last transition from the ideal level after the offset has been adjusted out.

#### Spurious-Free Dynamic Range (SFDR)

The difference, in decibels (dB), between the rms amplitude of the input signal and the peak spurious signal.

#### Signal-to-(Noise + Distortion) Ratio (SINAD)

SINAD is the ratio of the rms value of the actual input signal to the rms sum of all other spectral components below the Nyquist frequency, including harmonics but excluding dc. The value for SINAD is expressed in dB.

#### Effective Number of Bits (ENOB)

ENOB is a measurement of the resolution with a sine wave input. It is related to SINAD (as represented by  $S/(N+D)$ ) by the following formula and is expressed in bits:

 $ENOB = (S/[N + D]_{AB} - 1.76)/6.02$ 

Total Harmonic Distortion (THD)

THD is the ratio of the rms sum of the first five harmonic components to the rms value of a full-scale input signal and is expressed in dB.

#### Signal-to-Noise Ratio (SNR)

SNR is the ratio of the rms value of the actual input signal to the rms sum of all other spectral components below the Nyquist frequency, excluding harmonics and dc. The value for SNR is expressed in dB.

#### Aperture Delay

Aperture delay is a measure of the acquisition performance and is the time between the falling edge of the CS input and when the input signal is held for a conversion.

#### Transient Response

Transient response is the time required for the ADC to accurately acquire its input after a full-scale step function is applied.

### <span id="page-8-0"></span>TYPICAL PERFORMANCE CHARACTERISTICS



Figure 8. Integral Nonlinearity vs. Code









Figure 11. Differential Nonlinearity vs. Code







<span id="page-9-0"></span>

## Data Sheet **AD7683**

**OFFSET ERROR**

**GAIN ERROR**

 $\sim$ 

04301-016

04301-016

**TEMPERATURE (°C)**

 $\sim$ 

Figure 20. Offset and Gain Error vs. Temperature

╮



Figure 19. Power-Down Current vs. Temperature

### <span id="page-11-0"></span>APPLICATIONS INFORMATION



*Figure 21. ADC Simplified Schematic*

#### <span id="page-11-5"></span><span id="page-11-1"></span>**CIRCUIT INFORMATION**

The [AD7683](http://www.analog.com/AD7683?doc=AD7683.pdf) is a low power, single-supply, 16-bit ADC using a successive approximation architecture.

The [AD7683](http://www.analog.com/AD7683?doc=AD7683.pdf) is capable of converting 100,000 samples per second (100 kSPS) and powers down between conversions. When operating at 10 kSPS, for example, it consumes typically 150 µW with a 2.7 V supply, ideal for battery-powered applications.

The [AD7683](http://www.analog.com/AD7683?doc=AD7683.pdf) provides the user with an on-chip track-and-hold and does not exhibit any pipeline delay or latency, making it ideal for multiple, multiplexed channel applications.

The [AD7683](http://www.analog.com/AD7683?doc=AD7683.pdf) is specified from 2.7 V to 5.5 V. It is housed in an 8-lead MSOP or a tiny, 8-lead QFN (LFCSP) package.

The [AD7683](http://www.analog.com/AD7683?doc=AD7683.pdf) is an improved second source to the ADS8320 and ADS8325. For even better performance, consider the [AD7685.](http://www.analog.com/AD7685?doc=AD7683.pdf)

#### <span id="page-11-2"></span>**CONVERTER OPERATION**

The [AD7683](http://www.analog.com/AD7683?doc=AD7683.pdf) is a successive approximation ADC based on a charge redistribution DAC[. Figure 21](#page-11-5) shows the simplified schematic of the ADC. The capacitive DAC consists of two identical arrays of 16 binary-weighted capacitors that connect to the two comparator inputs.

During the acquisition phase, terminals of the array tied to the comparator's input are connected to GND via SW+ and SW−. All independent switches are connected to the analog inputs. Thus, the capacitor arrays are used as sampling capacitors and acquire the analog signal on the +IN and −IN inputs. When the acquisition phase is complete and the CS input goes low, a conversion phase is initiated. When the conversion phase begins, SW+ and SW− are opened first. The two capacitor arrays are then disconnected from the inputs and connected to the GND input. Therefore, the differential voltage between the inputs, +IN and −IN, captured at the end of the acquisition phase is applied to the comparator inputs, causing the comparator to become unbalanced. By switching each element of the capacitor array between GND and REF, the comparator input varies by binary-weighted voltage steps ( $V_{REF}/2$ ,  $V_{REF}/4...V_{REF}/65,536$ ). The control logic toggles these switches, starting with the MSB, to bring the comparator back into a balanced condition. After the completion of this process, the part returns to the acquisition phase and the control logic generates the ADC output code.

#### <span id="page-11-3"></span>**TRANSFER FUNCTIONS**

The ideal transfer function for th[e AD7683](http://www.analog.com/AD7683?doc=AD7683.pdf) is shown i[n Figure 22](#page-11-4) an[d Table 10.](#page-11-6)



*Figure 22. ADC Ideal Transfer Function*

<span id="page-11-6"></span><span id="page-11-4"></span>



<sup>1</sup> This is also the code for an overranged analog input  $(V_{+IN} - V_{-IN}$  above  $V_{RFF} - V_{GND}$ ).

<sup>2</sup> This is also the code for an underranged analog input ( $V_{+IN} - V_{-IN}$  below  $V_{GND}$ ).



#### <span id="page-12-3"></span><span id="page-12-0"></span>**TYPICAL CONNECTION DIAGRAM**

[Figure 23 s](#page-12-3)hows an example of the recommended application diagram for the [AD7683.](http://www.analog.com/AD7683?doc=AD7683.pdf)

#### <span id="page-12-1"></span>**ANALOG INPUT**

[Figure 24 s](#page-12-4)hows an equivalent circuit of the input structure of the [AD7683.](http://www.analog.com/AD7683?doc=AD7683.pdf) The two diodes, D1 and D2, provide ESD protection for the analog inputs, +IN and −IN. Care must be taken to ensure that the analog input signal never exceeds the supply rails by more than 0.3 V because this causes these diodes to become forward-biased and start conducting current. However, these diodes can handle a forward-biased current of 130 mA maximum. For instance, these conditions can eventually occur when the input buffer (U1) supplies are different from VDD. In such a case, use an input buffer with a short-circuit current limitation to protect the part.





<span id="page-12-4"></span>This analog input structure allows the sampling of the differential signal between +IN and −IN. By using this differential input, small signals common to both inputs are rejected. For instance, by using −IN to sense a remote signal ground, ground potential differences between the sensor and the local ADC ground are eliminated. During the acquisition phase, the impedance of the analog input, +IN, can be modeled as a parallel combination of Capacitor C<sub>PIN</sub> and the network formed by the series connection of  $R_{IN}$  and  $C_{IN}$ . C<sub>PIN</sub> is primarily the pin capacitance.  $R_{IN}$  is typically 600  $\Omega$  and is a lumped component consisting of some serial resistors and the on resistance of the switches.  $C_{\text{IN}}$  is typically 30 pF and is mainly the ADC sampling capacitor. During the conversion phase, when the switches are opened, the input impedance is limited to C<sub>PIN</sub>. R<sub>IN</sub> and C<sub>IN</sub> make a 1-pole, lowpass filter that reduces undesirable aliasing effects and limits the noise.

When the source impedance of the driving circuit is low, the [AD7683 c](http://www.analog.com/AD7683?doc=AD7683.pdf)an be driven directly. Large source impedances significantly affect the ac performance, especially THD. The dc performances are less sensitive to the input impedance.

#### <span id="page-12-2"></span>**DRIVER AMPLIFIER CHOICE**

Although th[e AD7683 i](http://www.analog.com/AD7683?doc=AD7683.pdf)s easy to drive, the driver amplifier needs to meet the following requirements:

- The noise generated by the driver amplifier needs to be kept as low as possible to preserve the SNR and transition noise performance of the [AD7683.](http://www.analog.com/AD7683?doc=AD7683.pdf) Note that the [AD7683](http://www.analog.com/AD7683?doc=AD7683.pdf) has a noise figure much lower than most other 16-bit ADCs and, therefore, can be driven by a noisier op amp while preserving the same or better system performance. The noise coming from the driver is filtered by the [AD7683](http://www.analog.com/AD7683?doc=AD7683.pdf) analog input circuit, 1-pole, low-pass filter made by  $R_{IN}$ and  $C_{IN}$  or by the external filter, if one is used.
- For ac applications, the driver needs to have a THD performance suitable to that of th[e AD7683.](http://www.analog.com/AD7683?doc=AD7683.pdf) [Figure 16 s](#page-9-0)hows the THD vs. frequency that the driver should exceed.
- For multichannel multiplexed applications, the driver amplifier and th[e AD7683](http://www.analog.com/AD7683?doc=AD7683.pdf) analog input circuit must be able to settle for a full-scale step of the capacitor array at a 16-bit level (0.0015%). In the amplifier data sheet, settling at 0.1% to 0.01% is more commonly specified. This could differ significantly from the settling time at a 16-bit level and should be verified prior to driver selection.

#### **Table 11. Recommended Driver Amplifiers**



#### <span id="page-13-0"></span>**VOLTAGE REFERENCE INPUT**

The [AD7683 v](http://www.analog.com/AD7683?doc=AD7683.pdf)oltage reference input, REF, has a dynamic input impedance. Therefore, it should be driven by a low impedance source with efficient decoupling between the REF and GND pins, as explained in the [Layout](#page-13-3) section.

When REF is driven by a very low impedance source (such as an unbuffered reference voltage like the low temperature drift [ADR435](http://www.analog.com/ADR435?doc=AD7683.pdf) reference or a reference buffer using the [AD8031 o](http://www.analog.com/AD8031?doc=AD7683.pdf)r the [AD8605\)](http://www.analog.com/AD8605?doc=AD7683.pdf), a 10 μF (X5R, 0805 size) ceramic chip capacitor is appropriate for optimum performance.

If desired, smaller reference decoupling capacitors with values as low as 2.2 μF can be used with a minimal impact on performance, especially DNL.

#### <span id="page-13-1"></span>**POWER SUPPLY**

The [AD7683](http://www.analog.com/AD7683?doc=AD7683.pdf) powers down automatically at the end of each conversion phase and, therefore, the power scales linearly with the sampling rate, as shown i[n Figure 25.](#page-13-5) This makes the part ideal for low sampling rates (even of a few Hz) and low batterypowered applications.



Figure 25. Operating Current vs. Sampling Rate

#### <span id="page-13-5"></span><span id="page-13-2"></span>**DIGITAL INTERFACE**

The [AD7683 i](http://www.analog.com/AD7683?doc=AD7683.pdf)s compatible with SPI®, QSPI™, digital hosts, MICROWIRE™, and DSPs (for example, Blackfin[® ADSP-BF531,](http://www.analog.com/ADSP-BF531?doc=AD7683.pdf) [ADSP-BF532,](http://www.analog.com/ADSP-BF532?doc=AD7683.pdf) [ADSP-BF533,](http://www.analog.com/ADSP-BF533?doc=AD7683.pdf) or th[e ADSP-2191M\)](http://www.analog.com/ADSP-2191M?doc=AD7683.pdf). The connection diagram is shown in [Figure 26](#page-13-6) and the corresponding timing is given in [Figure 2.](#page-4-1) 

A falling edge on CS initiates a conversion and the data transfer. After the fifth DCLOCK falling edge, Dour is enabled and forced low. The data bits are then clocked, MSB first, by subsequent

DCLOCK falling edges. The data is valid on both DCLOCK edges. Although the rising edge can be used to capture the data, a digital host also using the DCLOCK falling edge allows a faster reading rate, provided it has an acceptable hold time.



Figure 26. Connection Diagram

#### <span id="page-13-6"></span><span id="page-13-3"></span>**LAYOUT**

Design the PCB that houses th[e AD7683 s](http://www.analog.com/AD7683?doc=AD7683.pdf)o that the analog and digital sections are separated and confined to certain areas of the board. The pin configuration of th[e AD7683,](http://www.analog.com/AD7683?doc=AD7683.pdf) with all its analog signals on the left side and all its digital signals on the right side, eases this task.

Avoid running digital lines under the device because these couple noise onto the die, unless a ground plane under the [AD7683 i](http://www.analog.com/AD7683?doc=AD7683.pdf)s used as a shield. Fast switching signals, such as CS or clocks, should never run near analog signal paths. Avoid crossover of digital and analog signals.

Use at least one ground plane. It can be common or split between the digital and analog sections. In such a case, it should be joined underneath th[e AD7683.](http://www.analog.com/AD7683?doc=AD7683.pdf)

The [AD7683 v](http://www.analog.com/AD7683?doc=AD7683.pdf)oltage reference input (REF) has a dynamic input impedance and should be decoupled with minimal parasitic inductances. Accomplish this by placing the reference decoupling ceramic capacitor close to, and ideally right up against, the REF and GND pins and by connecting these pins with wide, low impedance traces.

Finally, decouple the power supply, VDD, of the [AD7683 w](http://www.analog.com/AD7683?doc=AD7683.pdf)ith a ceramic capacitor, typically 100 nF, placed close to the [AD7683.](http://www.analog.com/AD7683?doc=AD7683.pdf)  Connect it using short and large traces to provide low impedance paths and reduce the effect of glitches on the power supply lines.

#### <span id="page-13-4"></span>**EVALUATING TH[E AD7683](http://www.analog.com/AD7683?doc=AD7683.pdf) PERFORMANCE**

Other recommended layouts for th[e AD7683](http://www.analog.com/AD7683?doc=AD7683.pdf) are outlined in the evaluation board for th[e AD7683](http://www.analog.com/AD7683?doc=AD7683.pdf) [\(EVAL-AD7683CBZ\)](http://www.analog.com/EVAL-AD7683?doc=AD7683.pdf). The evaluation board package includes a fully assembled and tested evaluation board, documentation, and software for controlling the board from a PC via the EVAL-CONTROL BRD3Z.

### <span id="page-14-0"></span>OUTLINE DIMENSIONS



*3 mm × 3 mm Body, Very Very Thin, Dual Lead (CP-8-3) Dimensions Shown in millimeters*