## **ANALOG DEVICES** 4-Channel, 12-/10-/8-Bit ADC with I<sup>2</sup>C-Compatible Interface in 8-Lead SOT-23

## **Data Sheet**

# AD7991/AD7995/AD7999

### **FEATURES**

12-/10-/8-bit ADCs with fast conversion time: 1 µs typical 4 analog input channels/3 analog input channels with reference input Specified for V<sub>DD</sub> of 2.7 V to 5.5 V Sequencer operation Temperature range: -40°C to +125°C I<sup>2</sup>C-compatible serial interface supports standard, fast, and high speed modes 2 versions allow 2 I<sup>2</sup>C addresses Low power consumption Shutdown mode: 1 µA maximum 8-lead SOT-23 package **Qualified for automotive applications** 

### **APPLICATIONS**

System monitoring **Battery-powered systems Data acquisition Medical instruments** 

### **GENERAL DESCRIPTION**


The AD7991/AD7995/AD7999 are 12-/10-/8-bit, low power, successive approximation ADCs with an I<sup>2</sup>C<sup>®</sup>-compatible interface. Each part operates from a single 2.7 V to 5.5 V power supply and features a 1 µs conversion time. The track-and-hold amplifier allows each part to handle input frequencies of up to 14 MHz, and a multiplexer allows taking samples from four channels.

Each AD7991/AD7995/AD7999 provides a 2-wire serial interface compatible with I2C interfaces. The AD7991 and AD7995 come in two versions and each version has an individual I<sup>2</sup>C address. This allows two of the same devices to be connected to the same I<sup>2</sup>C bus. Both versions support standard, fast, and high speed I<sup>2</sup>C interface modes. The AD7999 comes in one version.

The AD7991/AD7995/AD7999 normally remain in a shutdown state, powering up only for conversions. The conversion process is controlled by a command mode, during which each I<sup>2</sup>C read operation initiates a conversion and returns the result over the I<sup>2</sup>C bus.

When four channels are used as analog inputs, the reference for the part is taken from VDD; this allows the widest dynamic input range to the ADC. Therefore, the analog input range to the

### FUNCTIONAL BLOCK DIAGRAM



ADC is 0 V to V<sub>DD</sub>. An external reference, applied through the V<sub>IN3</sub>/V<sub>REF</sub> input, can also be used with this part.

### **PRODUCT HIGHLIGHTS**

- 1. Four single-ended analog input channels, or three singleended analog input channels and one reference input channel.
- 2. I<sup>2</sup>C-compatible serial interface. Standard, fast, and high speed modes.
- Automatic shutdown. 3.
- Reference derived from the power supply or external 4 reference.
- 5. 8-lead SOT-23 package.

#### Table 1. Related Devices

Device	Resolution	Input Channels
AD7998	12	8
AD7997	10	8
AD7994	12	4
AD7993	10	4
AD7992	12	2

Rev. C

**Document Feedback** 

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

# TABLE OF CONTENTS

Features
Applications
Functional Block Diagram 1
General Description
Product Highlights 1
Revision History 2
Specifications
AD7991
AD7995
AD79997
I <sup>2</sup> C Timing Specifications9
Absolute Maximum Ratings11
ESD Caution11
Pin Configuration and Function Descriptions12
Typical Performance Characteristics
Terminology

### **REVISION HISTORY**

#### 7/2018-Rev. B to Rev. C

Changes to Features Section	1
Changes to Table 4	7
Changes to Ordering Guide	
Added Automotive Products Section	

#### 10/2010-Rev. A to Rev. B

Changes to Max Offset Error Parameter in Table 2	3
Changes to Max Offset Error Parameter (Y Version) in Table 3	5
Changes to Max Offset Error Parameter (Y Version) in Table 4	7
Changes to Ordering Guide	7

#### 10/2009—Rev. 0 to Rev. A

Changes to Table 3	5
Changes to Table 4	7
Updated Ordering Guide2	7

#### 12/2007—Revision 0: Initial Version

Converter Operation	17
Typical Connection Diagram	
Analog Input	
Internal Register Structure	
Configuration Register	
Sample Delay and Bit Trial Delay	
Conversion Result Register	
Serial Interface	
Serial Bus Address	
Writing to the AD7991/AD7995/AD7999	
Reading from the AD7991/AD7995/AD7999	
Placing the AD7991/AD7995/AD7999 into High Speed Mode	25
Mode of Operation	
Outline Dimensions	
Ordering Guide	

# **SPECIFICATIONS**

### AD7991<sup>1</sup>

The temperature range of the Y version is  $-40^{\circ}$ C to  $+125^{\circ}$ C. Unless otherwise noted,  $V_{DD} = 2.7$  V to 5.5 V,  $V_{REF} = 2.5$  V,  $f_{SCL} = 3.4$  MHz, and  $T_A = T_{MIN}$  to  $T_{MAX}$ .

#### Table 2.

		Y Versi	on			
Parameter	Min	Тур	Мах	Unit	Test Conditions/Comments	
DYNAMIC PERFORMANCE <sup>2, 3</sup>					See the Sample Delay and Bit Trial Delay section, $f_{IN} = 10$ kHz sine wave for $f_{SCL}$ from 1.7 MHz to 3.4 MHz	
					$f_{IN} = 1$ kHz sine wave for $f_{SCL}$ up to 400 kHz	
Signal-to-Noise and Distortion (SINAD) <sup>4</sup>	69.5	70		dB		
Signal-to-Noise Ratio (SNR)⁴	70	71		dB		
Total Harmonic Distortion (THD) <sup>4</sup>			-75.5	dB		
Peak Harmonic or Spurious Noise (SFDR) <sup>4</sup>			-77.5	dB		
Intermodulation Distortion (IMD) <sup>4</sup>					fa = 11 kHz, fb = 9 kHz for $f_{SCL}$ from 1.7 MHz to 3.4 MHz	
					fa = 5.4 kHz, fb = 4.6 kHz for $f_{SCL}$ up to 400 kHz	
Second-Order Terms		-92		dB		
Third-Order Terms		-88		dB		
Channel-to-Channel Isolation <sup>4</sup>		-90		dB	$f_{IN} = 10 \text{ kHz}$	
Full-Power Bandwidth <sup>4</sup>		14		MHz	@ 3 dB	
		1.5		MHz	@ 0.1 dB	
DC ACCURACY <sup>2, 5</sup>						
Resolution	12			Bits		
Integral Nonlinearity <sup>4</sup>			±1	LSB		
		±0.5		LSB		
Differential Nonlinearity <sup>4</sup>			±0.9	LSB	Guaranteed no missed codes to 12 bits	
		±0.5		LSB		
Offset Error <sup>4</sup>		±1	±7	LSB		
Offset Error Matching			±0.5	LSB		
Offset Temperature Drift		4.43		ppm/°C		
Gain Error⁴			±2	LSB		
Gain Error Matching			±0.7	LSB		
Gain Temperature Drift		0.69		ppm/°C		
ANALOG INPUT						
Input Voltage Range	0		VREF	V	$V_{REF} = V_{IN3}/V_{REF}$ or $V_{DD}$	
DC Leakage Current			±1	μΑ		
Input Capacitance		34		pF	Channel 0 to Channel 2—during acquisition phase	
		4		pF	Channel 0 to Channel 2—outside acquisition phase	
		35		pF	Channel 3—during acquisition phase	
		5		pF	Channel 3—outside acquisition phase	
REFERENCE INPUT						
V <sub>REF</sub> Input Voltage Range	1.2		V <sub>DD</sub>	V		
DC Leakage Current			±1	μΑ		
V <sub>REF</sub> Input Capacitance		5		pF	Outside conversion phase	
		35		pF	During conversion phase	
Input Impedance		69		kΩ		

		Y Versi	on			
Parameter	Min	Тур	Max	Unit	Test Conditions/Comments	
LOGIC INPUTS (SDA, SCL)						
Input High Voltage, VINH	0.7 (V <sub>DD</sub> )			V	$V_{DD} = 2.7 \text{ V to } 5.5 \text{ V}$	
	0.9 (V <sub>DD</sub> )			V	$V_{DD} = 2.35 \text{ V}$ to 2.7 V	
Input Low Voltage, V <sub>INL</sub>			0.3 (V <sub>DD</sub> )	V	$V_{DD} = 2.7 V \text{ to } 5.5 V$	
			0.1 (V <sub>DD</sub> )	V	$V_{DD} = 2.35 \text{ V}$ to 2.7 V	
Input Leakage Current, I <sub>IN</sub>			±1	μΑ	$V_{IN} = 0 V \text{ or } V_{DD}$	
Input Capacitance, C <sub>IN</sub> <sup>6</sup>			10	рF		
Input Hysteresis, V <sub>HYST</sub>	0.1 (V <sub>DD</sub> )			V		
LOGIC OUTPUTS (OPEN DRAIN)						
Output Low Voltage, Vol			0.4	V	$I_{SINK} = 3 \text{ mA}$	
			0.6	V	$I_{SINK} = 6 \text{ mA}$	
Floating-State Leakage Current			±1	μA		
Floating-State Output Capacitance <sup>6</sup>			10	рF		
Output Coding	Stra	ight (natui	ral) binary	-		
THROUGHPUT RATE			$18 \times (1/f_{SCL})$		$f_{SCL} \le 1.7$ MHz; see the Serial Interface section	
			17.5 × (1/f <sub>scL</sub> ) + 2 μs		$f_{SCL}$ > 1.7 MHz; see the Serial Interface section	
POWER REQUIREMENTS <sup>2</sup>			·		$V_{REF} = V_{DD}$ ; for $f_{SCL} = 3.4$ MHz, clock stretching is implemented	
V <sub>DD</sub>	2.7		5.5	V		
I <sub>DD</sub>					Digital inputs = $0 V \text{ or } V_{DD}$	
ADC Operating, Interface Active (Fully Operational)			0.09/0.25	mA	$V_{DD} = 3.3 \text{ V}/5.5 \text{ V}, 400 \text{ kHz } f_{SCL}$	
			0.25/0.8	mA	$V_{DD} = 3.3 \text{ V}/5.5 \text{ V}, 3.4 \text{ MHz } f_{SCL}$	
Power-Down, Interface Active <sup>7</sup>			0.07/0.16	mA	$V_{DD} = 3.3 \text{ V}/5.5 \text{ V}, 400 \text{ kHz } f_{SCL}$	
			0.26/0.85	mA	$V_{DD} = 3.3 \text{ V}/5.5 \text{ V}, 3.4 \text{ MHz } f_{SCL}$	
Power-Down, Interface Inactive <sup>7</sup>			1/1.6	μA	V <sub>DD</sub> = 3.3 V/5.5 V	
Power Dissipation						
ADC Operating, Interface Active (Fully Operational)			0.3/1.38	mW	$V_{\text{DD}} = 3.3  \text{V} / 5.5  \text{V} , 400  \text{kHz}  f_{\text{SCL}}$	
			0.83/4.4	mW	$V_{DD} = 3.3 \text{ V}/5.5 \text{ V}, 3.4 \text{ MHz } f_{SCL}$	
Power-Down, Interface Active <sup>7</sup>			0.24/0.88	mW	$V_{DD} = 3.3 \text{ V}/5.5 \text{ V}, 400 \text{ kHz } f_{SCL}$	
			0.86/4.68	mW	$V_{DD} = 3.3 \text{ V}/5.5 \text{ V}, 3.4 \text{ MHz } \text{f}_{\text{SCL}}$	
Power-Down, Interface Inactive <sup>7</sup>			3.3/8.8	μW	$V_{DD} = 3.3 \text{ V}/5.5 \text{ V}$	

<sup>1</sup> Functional from  $V_{DD} = 2.35$  V.

<sup>1</sup> Functional from V<sub>DD</sub> = 2.35 V. <sup>2</sup> Sample delay and bit trial delay enabled,  $t_1 = t_2 = 0.5/f_{SCL}$ . <sup>3</sup> For f<sub>SCL</sub> up to 400 kHz, clock stretching is not implemented. Above f<sub>SCL</sub> = 400 kHz, clock stretching is implemented. <sup>4</sup> See the Terminology section. <sup>5</sup> For f<sub>SCL</sub>  $\leq 1.7$  MHz, clock stretching is not implemented; for f<sub>SCL</sub> > 1.7 MHz, clock stretching is implemented. <sup>6</sup> Guaranteed by initial characterization. <sup>7</sup> See the Reading from the AD7991/AD7995/AD7999 section.

### **AD7995**<sup>1</sup>

The temperature range for the Y version is  $-40^{\circ}$ C to  $+125^{\circ}$ C. Unless otherwise noted,  $V_{DD} = 2.7$  V to 5.5 V,  $V_{REF} = 2.5$  V,  $f_{SCL} = 3.4$  MHz, and  $T_A = T_{MIN}$  to  $T_{MAX}$ .

#### Table 3.

		A Ve	rsion <sup>2</sup>		Y Ve	rsion		
Parameter	Min	Тур	Max	Min	Тур	Max	Unit	Test Conditions/Comments
DYNAMIC PERFORMANCE <sup>3, 4</sup>								See the Sample Delay and Bit Trial Delay
								section, $f_{IN} = 10$ kHz sine wave for $f_{SCL}$ from 1.7 MHz to 3.4 MHz
								$f_{IN} = 1$ kHz sine wave for $f_{SCL}$ up to 400 kHz
Signal-to-Noise and Distortion (SINAD) <sup>5</sup>		61.5		61			dB	
Total Harmonic Distortion (THD)⁵		-85				-75	dB	
Peak Harmonic or Spurious Noise (SFDR)⁵		-85				-76	dB	
Intermodulation								$fa = 11 \text{ kHz}$ , $fb = 9 \text{ kHz}$ for $f_{SCL}$ from 1.7 MHz to
Distortion (IMD) <sup>5</sup>								3.4 MHz fa = 5.4 kHz, fb = 4.6 kHz for f <sub>scL</sub> up to 400 kHz
Second-Order Terms		-90			-90		dB	$1a = 3.4 \text{ km}^2, 1b = 4.0 \text{ km}^2 101 \text{ Isc}^2 \text{ up to 400 km}^2$
Third-Order Terms		-86			-86		dB	
Channel-to-Channel Isolation⁵		-90			-90		dB	$f_{IN} = 10 \text{ kHz}$
Full-Power Bandwidth⁵		14			14		MHz	@ 3 dB
		1.5			1.5		MHz	@ 0.1 dB
DC ACCURACY <sup>3, 6</sup>								
Resolution	10			10			Bits	
Integral Nonlinearity <sup>5</sup>			±0.4			±0.4	LSB	
Differential Nonlinearity <sup>5</sup>			±0.4			±0.4	LSB	Guaranteed no missed codes to 10 bits
Offset Error <sup>5</sup>		±1				±2.25	LSB	
Offset Error Matching		±0.04				±0.2	LSB	
Offset Temperature Drift		4.13			4.13		ppm/°C	
Gain Error <sup>5</sup>		±0.15				±0.5	LSB	
Gain Error Matching		±0.06				±0.25	LSB	
Gain Temperature Drift		0.50			0.50		ppm/°C	
ANALOG INPUT								
Input Voltage Range	0		VREF	0		VREF	V	$V_{REF} = V_{IN3}/V_{REF}$ or $V_{DD}$
DC Leakage Current			±1			±1	μΑ	
Input Capacitance		34			34		pF	Channel 0 to Channel 2—during acquisition phase
		4			4		pF	Channel 0 to Channel 2—outside acquisition phase
		35			35		pF	Channel 3—during acquisition phase
		5			5		pF	Channel 3—outside acquisition phase
REFERENCE INPUT								
V <sub>REF</sub> Input Voltage Range	1.2		V <sub>DD</sub>	1.2		V <sub>DD</sub>	V	
DC Leakage Current			±1			±1	μΑ	
VREF Input Capacitance		5			5		pF	Outside conversion phase
		35			35		pF	During conversion phase
Input Impedance		69			69		kΩ	

		A Ve	rsion <sup>2</sup>		Y Ve	ersion		
Parameter	Min	Тур	Max	Min	Тур	Max	Unit	Test Conditions/Comments
LOGIC INPUTS (SDA, SCL)								
Input High Voltage, V <sub>INH</sub>	0.7 (V <sub>D</sub>	D)		0.7 (V <sub>DD</sub>	)		V	$V_{DD} = 2.7 \text{ V to } 5.5 \text{ V}$
				0.9 (V <sub>DD</sub>	)		V	V <sub>DD</sub> = 2.35 V to 2.7 V
Input Low Voltage, VINL			0.3 (V <sub>DD</sub> )			0.3 (V <sub>DD</sub> )	V	V <sub>DD</sub> = 2.7 V to 5.5 V
						0.1 (V <sub>DD</sub> )	V	$V_{DD} = 2.35 \text{ V} \text{ to } 2.7 \text{ V}$
Input Leakage Current, I <sub>IN</sub>			±1			±1	μΑ	$V_{IN} = 0 V \text{ or } V_{DD}$
Input Capacitance, C <sub>IN</sub> <sup>7</sup>			10			10	pF	
Input Hysteresis, V <sub>HYST</sub>	0.1 (V <sub>D</sub>	<sub>D</sub> )		0.1 (V <sub>DD</sub>	)		V	
LOGIC OUTPUTS (OPEN DRAIN)								
Output Low Voltage, Vol			0.4			0.4	V	I <sub>SINK</sub> = 3 mA
			0.6			0.6	V	$I_{SINK} = 6 \text{ mA}$
Floating-State Leakage Current			±1			±1	μΑ	
Floating-State Output Capacitance <sup>7</sup>			10			10	pF	
Output Coding	Straigh	nt (natura	al) binary	Straight	t (natur	al) binary		
THROUGHPUT RATE			$18 \times (1/f_{SCL})$			$18 \times (1/f_{SCL})$		$f_{SCL} \le 1.7$ MHz; see the Serial Interface section
			17.5 × (1/f <sub>SCL</sub> ) +			$17.5 \times (1/f_{SCL}) +$		$f_{SCL} > 1.7$ MHz; see the Serial Interface section
			2 µs			2 µs		
POWER REQUIREMENTS <sup>3</sup>								$V_{REF} = V_{DD}$ ; for $f_{SCL} = 3.4 \text{ MHz}$ , clock stretching is implemented
V <sub>DD</sub>	2.7		5.5	2.7		5.5	V	
I <sub>DD</sub>								Digital inputs = $0 V \text{ or } V_{DD}$
ADC Operating, Interface Active						0.09/0.25	mA	$V_{DD} = 3.3 \text{ V}/5.5 \text{ V}, 400 \text{ kHz } f_{SCL}$
(Fully Operational)			0.25			0.25/0.8	mA	$V_{DD} = 3.3 \text{ V}/5.5 \text{ V}, 3.4 \text{ MHz } f_{SCL}$
Power-Down, Interface			0.20			0.07/0.16	mA	$V_{DD} = 3.3 \text{ V}/5.5 \text{ V}, 400 \text{ kHz } \text{f}_{\text{SCL}}$
Active <sup>8</sup>			0.26			0.26/0.85	mA	$V_{DD} = 3.3 \text{ V}/5.5 \text{ V}, 3.4 \text{ MHz } f_{SCL}$
Power-Down, Interface Inactive <sup>8</sup>			1			1/1.6	μA	$V_{DD} = 3.3 \text{ V}/5.5 \text{ V}$
Power Dissipation								
ADC Operating,						0.3/1.38	mW	$V_{DD} = 3.3 \text{ V}/5.5 \text{ V}, 400 \text{ kHz } f_{SCL}$
Interface Active (Fully Operational)			0.83			0.83/4.4	mW	$V_{DD} = 3.3 \text{ V}/5.5 \text{ V}, 3.4 \text{ MHz } f_{SCL}$
Power-Down, Interface						0.24/0.88	mW	$V_{DD} = 3.3 \text{ V}/5.5 \text{ V}, 400 \text{ kHz } f_{SCL}$
Active <sup>8</sup>			0.86			0.86/4.68	mW	$V_{DD} = 3.3 \text{ V}/5.5 \text{ V}, 3.4 \text{ MHz } f_{SCL}$
Power-Down, Interface Inactive <sup>8</sup>			3.3			3.3/8.8	μW	$V_{DD} = 3.3 \text{ V}/5.5 \text{ V}$

 $^1$  Functional from  $V_{DD}$  = 2.35 V.  $^2$  A Version tested at  $V_{DD}$  = 3.3 V and  $f_{SCL}$  = 3.4 MHz. Functionality tested at  $f_{SCL}$  = 400 kHz.  $^3$  Sample delay and bit trial delay enabled,  $t_1$  =  $t_2$  = 0.5/f\_{SCL}.

 $^{4}$  For f<sub>scL</sub> up to 400 kHz, clock stretching is not implemented. Above f<sub>scL</sub> = 400 kHz, clock stretching is implemented.

<sup>5</sup> See the Reading from the AD7991/AD7995/AD7999 section. <sup>6</sup> See the Reading from the AD7991/AD7995/AD7999 section.

### AD7999<sup>1</sup>

The temperature range for the Y version is  $-40^{\circ}$ C to  $+125^{\circ}$ C. Unless otherwise noted,  $V_{DD} = 2.7$  V to 5.5 V,  $V_{REF} = 2.5$  V,  $f_{SCL} = 3.4$  MHz, and  $T_A = T_{MIN}$  to  $T_{MAX}$ .

#### Table 4.

	Y Version				W Ver	sion		
Parameter	Min	Тур	Max	Min	Тур	Max	Unit	Test Conditions/Comments
DYNAMIC PERFORMANCE <sup>2, 3</sup>								See the Sample Delay and Bit Trial
								Delay section,
								$f_{IN} = 10$ kHz sine wave for $f_{SCL}$ from 1.7 MH to 3.4 MHz
								$f_{IN} = 1$ kHz sine wave for $f_{SCL}$ up to 400 kHz
Signal-to-Noise and Distortion (SINAD) <sup>4</sup>	49.5			49.5			dB	
Total Harmonic Distortion (THD) <sup>5</sup>			-65			-65	dB	
Peak Harmonic or Spurious Noise (SFDR) <sup>5</sup>			-65			-65	dB	
Intermodulation Distortion (IMD) <sup>5</sup>								fa = 11 kHz, fb = 9 kHz for $f_{SCL}$ from 1.7 MHz to 3.4 MHz fa = 5.4 kHz, fb = 4.6 kHz for $f_{SCL}$ up to 400 kHz
Second-Order Terms		-83			-83		dB	
Third-Order Terms		-75			-75		dB	
Channel-to-Channel Isolation <sup>5</sup>		-90			-90		dB	$f_{IN} = 10 \text{ kHz}$
Full-Power Bandwidth⁵		14			14		MHz	@ 3 dB
		1.5			1.5		MHz	@ 0.1 dB
DC ACCURACY <sup>3, 5</sup>								
Resolution	8			8			Bits	
Integral Nonlinearity <sup>5</sup>			±0.1			±0.15	LSB	
Differential Nonlinearity <sup>5</sup>			±0.1			±0.13	LSB	Guaranteed no missed codes to eight bits
Offset Error⁵			±0.5			±0.65	LSB	
Offset Error Matching			±0.05			±0.07	LSB	
Offset Temperature Drift		4.26			4.26		ppm/°C	
Gain Error <sup>5</sup>			±0.175			±0.175	LSB	
Gain Error Matching			±0.06			±0.07	LSB	
Gain Temperature Drift		0.59			0.59		ppm/°C	
ANALOG INPUT								
Input Voltage Range	0		VREF	0		VREF	V	$V_{REF} = V_{IN3}/V_{REF}$ or $V_{DD}$
DC Leakage Current			±1			±1	μΑ	
Input Capacitance		34			34		pF	Channel 0 to Channel 2 during acquisition phase
		4			4		pF	Channel 0 to Channel 2 outside acquisition phase
		35			35		pF	Channel 3 during acquisition phase
		5			5		pF	Channel 3 outside acquisition phase
REFERENCE INPUT	1.2		N/	1.2		M	N	
V <sub>REF</sub> Input Voltage Range	1.2		V <sub>DD</sub>	1.2			V	
DC Leakage Current		F	±1		F	±1	μA pE	Outsido conversion abase
V <sub>REF</sub> Input Capacitance		5			5		pF	Outside conversion phase
Input Impodance		35 69			35 69		pF kΩ	During conversion phase
Input Impedance		69			69		K12	

Parameter	Y Version				W Version			
	Min	Тур	Max	Min	Тур	Max	Unit	<b>Test Conditions/Comments</b>
LOGIC INPUTS (SDA, SCL)								
Input High Voltage, V <sub>INH</sub>	0.7 ×			0.7 ×			v	$V_{DD} = 2.7 \text{ V to } 5.5 \text{ V}$
	V <sub>DD</sub>			VDD				
	0.9×			0.9 ×			V	$V_{DD} = 2.35 \text{ V} \text{ to } 2.7 \text{ V}$
	V <sub>DD</sub>		0.0 V	V <sub>DD</sub>				
Input Low Voltage, V <sub>INL</sub>			$0.3 \times V_{DD}$			$0.3 \times V_{DD}$	V	$V_{DD} = 2.7 V \text{ to } 5.5 V$
			$0.1 \times V_{DD}$			$0.1 \times V_{DD}$	V	$V_{DD} = 2.35 V \text{ to } 2.7 V$
Input Leakage Current, IIN			±1			±1	μA	$V_{IN} = 0 V \text{ or } V_{DD}$
Input Capacitance, C <sub>IN</sub> <sup>6</sup>			10			10	pF	
Input Hysteresis, V <sub>HYST</sub>	0.1 × V <sub>DD</sub>			0.1 × V <sub>DD</sub>				
LOGIC OUTPUTS (OPEN DRAIN)	VDD			VDD				
Output Low Voltage, Vol			0.4			0.4	v	Isink = 3 mA
output Low Voltage, Vol			0.4 0.6			0.4 0.6	v	$I_{SINK} = 3 \text{ mA}$ $I_{SINK} = 6 \text{ mA}$
Floating-State Leakage Current			0.8 ±1			0.8 ±1	ν μA	ISINK = O IIIA
Floating-State Output			±1 10			±1 10	μA pF	
Capacitance <sup>7</sup>			10			10	рг	
Output Coding	Stra	aight (na	tural) binary	Strai	aht (nati	ural) binary		
THROUGHPUT RATE	500	ingine (na	18 × (1/f <sub>SCL</sub> )	500	girt (nat	18×		$f_{SCL} \le 1.7$ MHz; see the Serial Interface
						$(1/f_{SCL})$		section
			17.5 × (1/f <sub>SCL</sub> )			17.5 ×		$f_{SCL} > 1.7$ MHz; see the Serial Interface
			+ 2 μs			$(1/f_{SCL}) +$		section
						2 µs		
POWER REQUIREMENTS <sup>3</sup>								$V_{REF} = V_{DD}$ ; for $f_{SCL} = 3.4$ MHz, clock
								stretching is implemented
V <sub>DD</sub>	2.7		5.5	2.7		5.5	V	
l <sub>DD</sub>								Digital inputs = $0 V \text{ or } V_{DD}$
ADC Operating, Interface Active (Fully Operational)			0.09/0.25			0.1/0.25	mA	$V_{DD} = 3.3 \text{ V}/5.5 \text{ V}, 400 \text{ kHz } f_{SCL}$
			0.25/0.8			0.28/0.88	mA	$V_{\text{DD}} = 3.3 \text{ V}/5.5 \text{ V}, 3.4 \text{ MHz } f_{\text{SCL}}$
Power-Down, Interface Active <sup>7</sup>			0.07/0.16			0.07/0.18	mA	$V_{DD} = 3.3 \text{ V}/5.5 \text{ V}, 400 \text{ kHz } f_{SCL}$
			0.26/0.85			0.3/0.96	mA	$V_{\text{DD}} = 3.3 \text{ V}/5.5 \text{ V}, 3.4 \text{ MHz } f_{\text{SCL}}$
Power-Down, Interface Inactive <sup>8</sup>			1/1.6			1/2	μΑ	V <sub>DD</sub> = 3.3 V/5.5 V
Power Dissipation			0.3/1.38			0.33/1.38	mW	$V_{DD} = 3.3 \text{ V}/5.5 \text{ V}, 400 \text{ kHz } f_{SCL}$
ADC Operating Interface Active (Fully Operational)			0.83/4.4			0.924/4.84	mW	$V_{\text{DD}}$ = 3.3 V/5.5 V, 3.4 MHz $f_{\text{SCL}}$
Power-Down, Interface Active <sup>8</sup>			0.24/0.88	1		0.24/0.99	mW	$V_{DD} = 3.3 \text{ V}/5.5 \text{ V}, 400 \text{ kHz } f_{SCL}$
,			0.86/4.68			0.99/5.28	mW	$V_{DD} = 3.3 \text{ V}/5.5 \text{ V}, 3.4 \text{ MHz } f_{SCL}$
Power-Down, Interface Inactive <sup>8</sup>			3.3/8.8			3.3/11	μW	$V_{DD} = 3.3 \text{ V}/5.5 \text{ V}$

<sup>1</sup> Functional from  $V_{DD} = 2.35 \text{ V}$ . <sup>2</sup> Sample delay and bit trial delay enabled,  $t_1 = t_2 = 0.5/f_{SCL}$ . <sup>3</sup> For  $f_{SCL}$  up to 400 kHz, clock stretching is not implemented. Above  $f_{SCL} = 400 \text{ kHz}$ , clock stretching is implemented.

<sup>4</sup> See the Terminology section. <sup>5</sup> For  $f_{SCL} \le 1.7$  MHz, clock stretching is not implemented; for  $f_{SCL} > 1.7$  MHz, clock stretching is implemented. <sup>6</sup> Guaranteed by initial characterization. <sup>7</sup> See the Reading from the AD7991/AD7995/AD7999 section.

### I<sup>2</sup>C TIMING SPECIFICATIONS

Guaranteed by initial characterization. All values were measured with the input filtering enabled.  $C_B$  refers to the capacitive load on the bus line, with t<sub>r</sub> and t<sub>f</sub> measured between 0.3 V<sub>DD</sub> and 0.7 V<sub>DD</sub> (see Figure 2). Unless otherwise noted,  $V_{DD} = 2.7$  V to 5.5 V and  $T_A = T_{MIN}$  to  $T_{MAX}$ .

		Limit	Limit at t <sub>MIN</sub> , t <sub>MAX</sub>				
Parameter	Conditions	Min	Тур	Max	Unit	Description	
f <sub>SCL</sub> <sup>1</sup>	Standard mode			100	kHz	Serial clock frequency	
	Fast mode			400	kHz		
	High speed mode						
	$C_B = 100 \text{ pF} \text{ maximum}$			3.4	MHz		
	$C_B = 400 \text{ pF} \text{ maximum}$			1.7	MHz		
t1 <sup>1</sup>	Standard mode	4			μs	t <sub>нідн</sub> , SCL high time	
	Fast mode	0.6			μs		
	High speed mode						
	$C_B = 100 \text{ pF} \text{ maximum}$	60			ns		
	$C_B = 400 \text{ pF} \text{ maximum}$	120			ns		
t <sub>2</sub> <sup>1</sup>	Standard mode	4.7			μs	tLOW, SCL low time	
	Fast mode	1.3			μs		
	High speed mode						
	$C_B = 100 \text{ pF} \text{ maximum}$	160			ns		
	$C_B = 400 \text{ pF} \text{ maximum}$	320			ns		
t <sub>3</sub> <sup>1</sup>	Standard mode	250			ns	t <sub>su;DAT</sub> , data setup time	
	Fast mode	100			ns		
	High speed mode	10			ns		
t4 <sup>1, 2</sup>	Standard mode	0		3.45	μs	t <sub>HD:DAT</sub> , data hold time	
	Fast mode	0		0.9	μs		
	High Speed mode				•		
	$C_B = 100 \text{ pF} \text{ maximum}$	0		70 <sup>3</sup>	ns		
	$C_B = 400 \text{ pF} \text{ maximum}$	0		150	ns		
t <sub>5</sub> 1	Standard mode	4.7			μs	t <sub>su;sta</sub> , setup time for a repeated start condition	
	Fast mode	0.6			μs		
	High Speed mode	160			ns		
t <sub>6</sub> <sup>1</sup>	Standard mode	4			μs	t <sub>HD;STA</sub> , hold time for a repeated start condition	
	Fast mode	0.6			μs		
	High speed mode	160			ns		
t <sub>7</sub> <sup>1</sup>	Standard mode	4.7			μs	$t_{BUF}$ , bus-free time between a stop and a start condition	
-,	Fast mode	1.3			μs		
t <sub>8</sub> <sup>1</sup>	Standard mode	4			μs	t <sub>su;sto</sub> , setup time for a stop condition	
-0	Fast mode	0.6			μs		
	High speed mode	160			ns		
t9	Standard mode			1000	ns	t <sub>RDA</sub> , rise time of the SDA signal	
•7	Fast mode	20 + 0.1 C <sub>B</sub>		300	ns		
	High speed mode	20 1 0.1 CB		500	115		
	$C_B = 100 \text{ pF} \text{ maximum}$	10		80	ns		
	$C_B = 400 \text{ pF} \text{ maximum}$	20		160	ns		

		Limit	at t <sub>MIN</sub> ,	t <sub>MAX</sub>				
Parameter	Conditions	Min	Тур	Max	Unit	Description		
t <sub>10</sub>	Standard mode			300	ns	t <sub>FDA</sub> , fall time of the SDA signal		
	Fast mode	20 + 0.1 C <sub>B</sub>		300	ns			
	High speed mode							
	$C_B = 100 \text{ pF} \text{ maximum}$	10		80	ns			
	$C_B = 400 \text{ pF} \text{ maximum}$	20		160	ns			
t <sub>11</sub>	Standard mode			1000	ns	t <sub>RCL</sub> , rise time of the SCL signal		
	Fast mode	20 + 0.1 C <sub>B</sub>		300	ns			
	High speed mode							
	$C_B = 100 \text{ pF} \text{ maximum}$	10		40	ns			
	$C_B = 400 \text{ pF} \text{ maximum}$	20		80	ns			
t <sub>11A</sub>	Standard mode			1000	ns	t <sub>RCL1</sub> , rise time of the SCL signal after a repeated start condition and after an acknowledge bit		
	Fast mode	20 + 0.1 C <sub>B</sub>		300	ns			
	High speed mode							
	$C_B = 100 \text{ pF} \text{ maximum}$	10		80	ns			
	$C_B = 400 \text{ pF} \text{ maximum}$	20		160	ns			
<b>t</b> <sub>12</sub>	Standard mode			300	ns	t <sub>FCL</sub> , fall time of the SCL signal		
	Fast mode	$20 + 0.1 C_B$		300	ns			
	High speed mode							
	$C_B = 100 \text{ pF} \text{ maximum}$	10		40	ns			
	$C_B = 400 \text{ pF} \text{ maximum}$	20		80	ns			
t <sub>SP</sub> <sup>1</sup>	Fast mode	0		50	ns	Pulse width of the suppressed spike		
	High speed mode	0		10	ns			
tpower-up			0.6		μs	Power-up and acquisition time		

<sup>1</sup> Functionality is tested during production. <sup>2</sup> A device must provide a data hold time for SDA in order to bridge the undefined region of the SCL falling edge.

 $^3$  For 3 V supplies, the maximum hold time with  $C_B$  = 100 pF maximum is 100 ns maximum.




Figure 2. 2-Wire Serial Interface Timing Diagram

## **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25^{\circ}C$ , unless otherwise noted.

#### Table 6.

Parameter	Rating
V <sub>DD</sub> to GND	–0.3 V to 7 V
Analog Input Voltage to GND	$-0.3$ V to $V_{\text{DD}}$ + 0.3 V
Reference Input Voltage to GND	$-0.3V$ to $V_{\text{DD}}$ + 0.3 $V$
Digital Input Voltage to GND	–0.3 V to +7 V
Digital Output Voltage to GND	$-0.3$ V to $V_{\text{DD}}$ + 0.3 V
Input Current to Any Pin Except Supplies <sup>1</sup>	±10 mA
Operating Temperature Ranges	
Industrial (Y Version) Temperature Range	-40°C to +125°C
Storage Temperature Range	–65°C to +150°C
Junction Temperature	150°C
8-Lead SOT-23 Package	
$\theta_{JA}$ Thermal Impedance	170°C/W
θ <sub>JC</sub> Thermal Impedance	90°C/W
RoHS Compliant Temperature,	260 + 0°C
Soldering Reflow	
ESD	1 kV

<sup>1</sup> Transient currents of up to 100 mA do not cause SCR latch-up.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## **PIN CONFIGURATION AND FUNCTION DESCRIPTIONS**




Figure 3. SOT-23 Pin Configuration

#### Table 7. Pin Function Descriptions

Mnemonic	Description
SCL	Digital Input. Serial bus clock. External pull-up resistor required.
SDA	Digital I/O. Serial bus bidirectional data. Open-drain output. External pull-up resistor required.
VINO	Analog Input 1. Single-ended analog input channel. The input range is 0 V to $V_{REF}$ .
V <sub>IN1</sub>	Analog Input 2. Single-ended analog input channel. The input range is 0 V to $V_{REF}$ .
V <sub>IN2</sub>	Analog Input 3. Single-ended analog input channel. The input range is 0 V to $V_{REF}$ .
$V_{IN3}/V_{REF}$	Analog Input 4. Single-ended analog input channel. The input range is 0 V to V <sub>REF</sub> . Can also be used to input an external V <sub>REF</sub> signal.
GND	Analog Ground. Ground reference point for all circuitry on the AD7991/AD7995/AD7999. All analog input signals should be referred to this AGND voltage.
V <sub>DD</sub>	Power Supply Input. The V_DD range for the AD7991/AD7995/AD7999 is from 2.7 V to 5.5 V.
	SCL SDA V <sub>IN0</sub> V <sub>IN1</sub> V <sub>IN2</sub> V <sub>IN3</sub> /V <sub>REF</sub> GND

#### Table 8. I<sup>2</sup>C Address Selection

Part Number	I <sup>2</sup> C Address	
AD7991-0	010 1000	
AD7991-1	010 1001	
AD7995-0	010 1000	
AD7995-1	010 1001	
AD7999-1	010 1001	

## **TYPICAL PERFORMANCE CHARACTERISTICS**







Figure 4. DNL Error,  $V_{DD} = 2.7 V$ ,  $V_{REF} = 2.35 V$ ,  $f_{SCL} = 1.7 MHz$ Without Clock Stretching







Without Clock Stretching




Figure 7. INL Error vs. Reference Voltage ,  $f_{SCL} = 1.7$  MHz Without Clock Stretching




Figure 8. DNL Error vs. Reference Voltage, f<sub>SCL</sub> = 1.7 MHz Without Clock Stretching







Figure 9. INL Error,  $V_{DD} = 5 V$ ,  $V_{REF} = 2.5 V$ ,  $f_{SCL} = 1.7 MHz$ Without Clock Stretching




# **Data Sheet**

# AD7991/AD7995/AD7999







## **TERMINOLOGY**

#### Signal-to-Noise and Distortion (SINAD) Ratio

The measured ratio of signal-to-noise and distortion at the output of the ADC. The signal is the rms amplitude of the fundamental. Noise is the sum of the nonfundamental signals excluding dc, up to half the sampling frequency ( $f_s/2$ ). The ratio is dependent on the number of quantization levels in the digitization process: the more levels, the smaller the quantization noise. The theoretical SINAD ratio for an ideal N-bit converter with a sine wave input is given by

Signal-to-(Noise + Distortion) = (6.02 N + 1.76) dB

Therefore, SINAD is 49.92 dB for an 8-bit converter, 61.96 dB for a 10-bit converter, and 74 dB for a 12-bit converter.

#### Total Harmonic Distortion (THD)

The ratio of the rms sum of harmonics to the fundamental. For the AD7991/AD7995/AD7999, it is defined as

THD (dB) = 20 log 
$$\frac{\sqrt{V_2^2 + V_3^2 + V_4^2 + V_5^2 + V_6^2}}{V_1}$$

where:

 $V_1$  is the rms amplitude of the fundamental.  $V_2$ ,  $V_3$ ,  $V_4$ ,  $V_5$ , and  $V_6$  are the rms amplitudes of the second through sixth harmonics.

#### Peak Harmonic or Spurious Noise

The ratio of the rms value of the next largest component in the ADC output spectrum (up to  $f_s/2$  and excluding dc) to the rms value of the fundamental. Typically, the value of this specification is determined by the largest harmonic in the spectrum, but for ADCs where the harmonics are buried in the noise floor, the largest harmonic may be a noise peak.

#### Intermodulation Distortion

With inputs consisting of sine waves at two frequencies, fa and fb, any active device with nonlinearities creates distortion products at sum and difference frequencies of mfa  $\pm$  nfb, where m, n = 0, 1, 2, 3, and so on. Intermodulation distortion terms are those for which neither *m* nor *n* equals 0. For example, second-order terms include (fa + fb) and (fa – fb), and third-order terms include (2fa + fb), (2fa – fb), (fa + 2fb), and (fa – 2fb).

The AD7991/AD7995/AD7999 are tested using the CCIF standard, where two input frequencies near the maximum input bandwidth are used. In this case, the second-order terms are usually distanced

in frequency from the original sine waves, and the third-order terms are usually at a frequency close to the input frequencies. As a result, the second- and third-order terms are specified separately. The calculation of intermodulation distortion is, like the THD specification, the ratio of the rms sum of the individual distortion products to the rms amplitude of the sum of the fundamentals, expressed in decibels.

#### **Channel-to-Channel Isolation**

Channel-to-channel isolation is a measure of the level of crosstalk between any two channels. It is measured by applying a full-scale sine wave signal to all unselected input channels and then determining the degree to which the signal attenuates in the selected channel with a 10 kHz signal. The frequency of the signal in each of the unselected channels is increased from 2 kHz up to 92 kHz. Figure 14 shows the worst-case across all four channels for the AD7991.

#### Full-Power Bandwidth

The input frequency at which the amplitude of the reconstructed fundamental is reduced by 0.1 dB or 3 dB for a full-scale input.

#### **Integral Nonlinearity**

The maximum deviation from a straight line passing through the endpoints of the ADC transfer function. The endpoints are at zero scale (a point 1 LSB below the first code transition) and full scale (a point 1 LSB above the last code transition).

#### **Differential Nonlinearity**

The difference between the measured and the ideal 1 LSB change between any two adjacent codes in the ADC.

#### **Offset Error**

The deviation of the first code transition  $(00 \dots 000$  to  $00 \dots 001)$  from the ideal—that is, AGND + 1 LSB.

### **Offset Error Match**

The difference in offset error between any two channels.

#### Gain Error

The deviation of the last code transition (111 ... 110 to 111 ... 111) from the ideal (that is,  $V_{REF} - 1$  LSB) after the offset error has been adjusted out.

#### **Gain Error Match**

The difference in gain error between any two channels.

## THEORY OF OPERATION

The AD7991/AD7995/AD7999 are low power, 12-/10-/8-bit, single-supply, 4-channel ADCs. Each part can be operated from a single 2.35 V to 5.5 V supply.

The AD7991/AD7995/AD7999 provide the user with a 4-channel multiplexer, an on-chip track-and-hold, an ADC, and an I<sup>2</sup>C-compatible serial interface, all housed in an 8-lead SOT-23 package that offers the user considerable space-saving advantages over alternative solutions.

The AD7991/AD7995/AD7999 normally remains in a powerdown state while not converting. Therefore, when supplies are first applied, the part is in a power-down state. Power-up is initiated prior to a conversion, and the device returns to the power-down state upon completion of the conversion. This automatic powerdown feature allows the device to save power between conversions. This means any read or write operations across the I<sup>2</sup>C interface can occur while the device is in power-down.

### **CONVERTER OPERATION**

The AD7991/AD7995/AD7999 are successive approximation ADCs built around a capacitive DAC. Figure 18 and Figure 19 show simplified schematics of the ADC during its acquisition and conversion phases, respectively. Figure 18 shows the ADC during its acquisition phase: SW2 is closed, SW1 is in Position A, the comparator is held in a balanced condition, and the sampling capacitor acquires the signal on  $V_{\rm IN}$ . The source driving the analog input needs to settle the analog input signal to within one LSB in 0.6  $\mu$ s, which is equivalent to the duration of the power-up and acquisition time.





Figure 18. ADC Acquisition Phase

When the ADC starts a conversion, as shown in Figure 19, SW2 opens and SW1 moves to Position B, causing the comparator to become unbalanced. The input is disconnected when the conversion begins. The control logic and the capacitive DAC are used to add and subtract fixed amounts of charge from the sampling capacitor to bring the comparator back into a balanced condition. When the comparator is rebalanced, the conversion is complete. The control logic generates the ADC output code. Figure 20 shows the ADC transfer function.



#### **ADC Transfer Function**

The output coding of the AD7991/AD7995/AD7999 is straight binary. The designed code transitions occur at successive integer LSB values (that is, 1 LSB, 2 LSB, and so on). The LSB size for the AD7991/AD7995/AD7999 is  $V_{REF}/4096$ ,  $V_{REF}/1024$ , and  $V_{REF}/256$ , respectively. Figure 20 shows the ideal transfer characteristics for the AD7991/AD7995/AD7999.




Figure 20. AD7991/AD7995/AD7999 Transfer Characteristics

#### **TYPICAL CONNECTION DIAGRAM**

Figure 22 shows the typical connection diagram for the AD7991/AD7995/AD7999.

The reference voltage can be taken from the supply voltage,  $V_{\rm DD}$ . However, the AD7991/AD7995/AD7999 can be configured to be a 3-channel device with the reference voltage applied to the  $V_{\rm IN3}/V_{\rm REF}$  pin. In this case, a 1  $\mu F$  decoupling capacitor on the  $V_{\rm IN3}/V_{\rm REF}$  pin is recommended.

SDA and SCL form the 2-wire I<sup>2</sup>C compatible interface. External pull-up resistors are required for both the SDA and SCL lines.

The AD7991-0/AD7995-0 and the AD7991-1/AD7995-1/ AD7999-1 support standard, fast, and high speed I<sup>2</sup>C interface modes. Both the -0 and -1 devices have independent I<sup>2</sup>C addresses, which allows the devices to connect to the same I<sup>2</sup>C bus without contention issues.

The part requires approximately 0.6 µs to wake up from powerdown and to acquire the analog input. Once the acquisition phase ends, the conversion phase starts and takes approximately 1 µs to complete. The AD7991/AD7995/AD7999 enters shutdown mode after each conversion, which is useful in applications where power consumption is a concern.

### **ANALOG INPUT**

Figure 21 shows an equivalent circuit of the AD7991/AD7995/ AD7999 analog input structure. The two diodes, D1 and D2, provide ESD protection for the analog inputs. Care must be taken to ensure that the analog input signal does not exceed the supply rails by more than 300 mV. If the signal does exceed this level, the diodes become forward-biased and start conducting current into the substrate. Each diode can conduct a maximum current of 10 mA without causing irreversible damage to the part.




Figure 21. Equivalent Analog Input Circuit

Capacitor C1 in Figure 21 is typically about 4 pF and can primarily be attributed to pin capacitance. Resistor R1 is a lumped component composed of the on resistance ( $R_{ON}$ ) of both a track-and-hold switch and the input multiplexer. The total resistor is typically about 400  $\Omega$ . Capacitor C2, the ADC sampling capacitor, has a typical capacitance of 30 pF.




Figure 22. AD7991/AD7995/AD7999 Typical Connection Diagram

## **Data Sheet**

For ac applications, removing high frequency components from the analog input signal is recommended by use of an RC bandpass filter on the relevant analog input pin. In applications where harmonic distortion and signal-to-noise ratio are critical, the analog input should be driven from a low impedance source. Large source impedances significantly affect the ac performance of the ADC. This may necessitate the use of an input buffer amplifier. The choice of the op amp is a function of the particular application.

When no amplifier is used to drive the analog input, the source impedance should be limited to low values. The maximum source impedance depends on the amount of THD that can be tolerated. THD increases as the source impedance increases and performance degrades. Figure 23 shows the THD vs. the analog input signal frequency for different source impedances at a supply voltage of 5 V.




Figure 23. THD vs. Analog Input Frequency for Various Source Impedances for V<sub>DD</sub> = 5 V, f<sub>SCL</sub> = 1.7 MHz Without Clock Stretching

## AD7991/AD7995/AD7999

## **INTERNAL REGISTER STRUCTURE**

### **CONFIGURATION REGISTER**

The configuration register is an 8-bit write-only register that is used to set the operating modes of the AD7991/AD7995/AD7999. The bit functions are outlined in Table 10. A single-byte write is necessary when writing to the configuration register. D7 is the MSB. When the master writes to the AD7991/AD7995/AD7999, the first byte is written to the configuration register.

D7	D7 D6 D5 D4 D3 D2 D1 D0									
СНЗ	CH2	CH1	CH0	REF SEL	FLTR	Bit trial delay	Sample delay			
1	1	1	1	0	0	0	0			

### Table 9. Configuration Register Bit Map and Default Settings at Power-Up

#### Table 10. Bit Function Descriptions

Bit	Mnemonic	Comment
D7 to D4	CH3 to CH0	These four channel address bits select the analog input channel(s) to be converted. If a channel address bit (Bit D7 to Bit D4) is set to 1, a channel is selected for conversion. If more than one channel bit is set to 1, the AD7991/AD7995/AD7999 sequence through the selected channels, starting with the lowest channel. All unused channels should be set to 0. Table 11 shows how these four channel address bits are decoded. Prior to the device initiating a conversion, the channel(s) must be selected in the configuration register.
D3	REF_SEL	This bit allows the user to select the supply voltage as the reference or choose to use an external reference. If this bit is 0, the supply is used as the reference, and the device acts as a 4-channel input part. If this bit is set to 1, an external reference must be used and applied to the V <sub>IN3</sub> /V <sub>REF</sub> pin, and the device acts as a 3-channel input part.
D2	FLTR	The value written to this bit of the control register determines whether the filtering on SDA and SCL is enabled or bypassed. If this bit is set to 0, the filtering is enabled; if it set to 1, the filtering is bypassed.
D1	Bit trial delay	See the Sample Delay and Bit Trial Delay section.
D0	Sample delay	See the Sample Delay and Bit Trial Delay section.

#### Table 11. Channel Selection

D7	D6	D5	D4	Analog Input Channel <sup>1</sup>
0	0	0	0	No channel selected
0	0	0	1	Convert on V <sub>IN0</sub>
0	0	1	0	Convert on V <sub>IN1</sub>
0	0	1	1	Sequence between $V_{1N0}$ and $V_{1N1}$
0	1	0	0	Convert on V <sub>IN2</sub>
0	1	0	1	Sequence between $V_{1N0}$ and $V_{1N2}$
0	1	1	0	Sequence between V <sub>IN1</sub> and V <sub>IN2</sub>
0	1	1	1	Sequence among $V_{IN0}$ , $V_{IN1}$ , and $V_{IN2}$
1	0	0	0	Convert on V <sub>IN3</sub>
1	0	0	1	Sequence between $V_{1N0}$ and $V_{1N3}$
1	0	1	0	Sequence between $V_{IN1}$ and $V_{IN3}$
1	0	1	1	Sequence among $V_{IN0}$ , $V_{IN1}$ , and $V_{IN3}$
1	1	0	0	Sequence between $V_{1N2}$ and $V_{1N3}$
1	1	0	1	Sequence among $V_{IN0}$ , $V_{IN2}$ , and $V_{IN3}$
1	1	1	0	Sequence among $V_{1N1}$ , $V_{1N2}$ , and $V_{1N3}$
1	1	1	1	Sequence among $V_{IN0}$ , $V_{IN1}$ , $V_{IN2}$ , and $V_{IN3}$

<sup>1</sup> The AD7991/AD7995/AD7999 converts on the selected channel in the sequence in ascending order, starting with the lowest channel in the sequence.

### SAMPLE DELAY AND BIT TRIAL DELAY

It is recommended that no I<sup>2</sup>C bus activity occur while a conversion is taking place (see Figure 27 and the Placing the AD7991/AD7995/AD7999 into High Speed Mode section). However, if this is not always possible, then in order to maintain the performance of the ADC, Bits D0 and D1 in the configuration register are used to delay critical sample intervals and bit trials from occurring while there is activity on the I<sup>2</sup>C bus. This results in a quiet period for each bit decision. However, the sample delay protection may introduce excessive jitter, degrading the SNR for large signals above 300 Hz. For guaranteed ac performance, use of clock stretching is recommended.

When Bit D0 and Bit D1 are both 0, the bit trial and sample interval delay mechanism is implemented. The default setting of D0 and D1 is 0. To turn off both delay mechanisms, set D0 and D1 to 1.

### **CONVERSION RESULT REGISTER**

The conversion result register is a 16-bit read-only register that stores the conversion result from the ADC in straight binary format. A 2-byte read is necessary to read data from this register. Table 12 shows the contents of the first byte to be read from AD7991/AD7995/AD7999, and Table 13 shows the contents of the second byte to be read.

Each AD7991/AD7995/AD7999 conversion result consists of two leading 0s, two channel identifier bits, and the 12-/10-/8-bit data result. For the AD7995, the two LSBs (D1 and D0) of the second read contain two trailing 0s. For the AD7999, the four LSBs (D3, D2, D1, and D0) of the second read contain four trailing 0s.

#### Table 12. Conversion Value Register (First Read)

D15	D14	D13	D12	D11	D10	D9	D8
Leading 0	Leading 0	CH <sub>ID1</sub>	CHID0	MSB	B10	B9	B8

#### Table 13. Conversion Value Register (Second Read)

D7	D6	D5	D4	D3	D2	D1	D0
B7	B6	B5	B4	B3/0	B2/0	B1/0	B0/0

## SERIAL INTERFACE

Control of the AD7991/AD7995/AD7999 is accomplished via the I<sup>2</sup>C-compatible serial bus. The AD7991/AD7995/AD7999 is connected to this bus as a slave device under the control of a master device, such as the processor.

### SERIAL BUS ADDRESS

Like all I<sup>2</sup>C-compatible devices, the AD7991/AD7995/AD7999 has a 7-bit serial address. The devices are available in two versions, the AD7991-0/AD7995-0 and the AD7991-1/AD7995-1/AD7999-1. Each version has a different address (see Table 8), which allows up to two AD7991/AD7995 devices to be connected to a single serial bus. AD7999 has only one version.


The serial bus protocol operates as follows:

- 1. The master initiates a data transfer by establishing a start condition, defined as a high-to-low transition on the serial data line SDA while the serial clock line, SCL, remains high. This indicates that an address/data stream follows.
- 2. All slave peripherals connected to the serial bus respond to the start condition and shift in the next eight bits, consisting of a 7-bit address (MSB first) plus an  $R/\overline{W}$  bit that determines the direction of the data transfer—that is, whether data is written to or read from the slave device.
- 3. The peripheral whose address corresponds to the transmitted address responds by pulling the data line low during the low period before the ninth clock pulse, known as the acknowledge bit. All other devices on the bus remain idle while the selected device waits for data to be read from or written to it. If the  $R/\overline{W}$  bit is set to 0, the master writes to the slave device. If the  $R/\overline{W}$  bit is set to 1, the master reads from the slave device.

- 4. Data is sent over the serial bus in sequences of nine clock pulses—eight bits of data followed by an acknowledge bit from the receiver of data. Transitions on the data line must occur during the low period of the clock signal and remain stable during the high period because a low-to-high transition when the clock is high may be interpreted as a stop signal.
- 5. When all data bytes have been read or written, stop conditions are established. In write mode, the master pulls the data line high during the 10<sup>th</sup> clock pulse to assert a stop condition. In read mode, the master device pulls the data line high during the low period before the ninth clock pulse. This is known as a no acknowledge. The master takes the data line low during the low period before the 10<sup>th</sup> clock pulse, and then high during the 10<sup>th</sup> clock pulse to assert a stop condition.
- 6. Any number of bytes of data can be transferred over the serial bus in one operation, but it is not possible to mix reads and writes in one operation because the type of operation is determined at the beginning and cannot subsequently be changed without starting a new operation.

## WRITING TO THE AD7991/AD7995/AD7999

By default, each part operates in read-only mode and all four channels are selected as enabled in the configuration register. To write to the AD7991/AD7995/AD7999 configuration register, the user must first address the device. The configuration register is an 8-bit register; therefore, only one byte of data can be written to this register. However, writing a single byte of data to this register consists of writing the serial bus write address, followed by the data byte written (see Figure 24).



## **READING FROM THE AD7991/AD7995/AD7999**

Reading data from the conversion result register is a 2-byte operation, as shown in Figure 25. Therefore, a read operation always involves two bytes.

After the AD7991/AD7995/AD7999 have received a read address, any number of reads can be performed from the conversion result register.


Following a start condition, the master writes the 7-bit address of the AD7991/AD7995/AD7999 and then sets R/W to 1. The AD7991/AD7995/AD7999 acknowledge this by pulling the SDA line low. They then output the conversion result over the I<sup>2</sup>C bus, preceded by four status bits. The status bits are two leading 0s followed by the channel identifier bits. For the AD7995 there are two trailing 0s, and for the AD7999 there are four trailing 0s.

After the master has addressed the AD7991/AD7995/AD7999, the part begins to power up on the ninth SCLK rising edge. At the same time, the acquisition phase begins. When approximately 0.6  $\mu$ s have elapsed, the acquisition phase ends. The input is sampled and a conversion begins. This is done in parallel to the

read operation and should not affect the read operation. The master reads back two bytes of data. On the ninth SCLK rising edge of the second byte, if the master sends an ACK, it keeps reading conversion results and the AD7991/AD7995/AD7999 powers up and performs a second conversion. If the master sends a NO ACK, the AD7991/AD7995/AD7999 does not power up on the ninth SCLK rising edge of the second byte. If a further conversion is required, the part converts on the next channel, as selected in the configuration register. See Table 11 for information about the channel selection.

If the master sends a NO ACK on the ninth SCLK rising edge of the second byte, the conversion is finished and no further conversion is performed.

To put the part into full shutdown mode, the user should issue a stop condition to the AD7991/AD7995/AD7999. If the AD7991/AD7995/AD7999 is not put into full shutdown mode, it will draw a few tens of microamperes from the supply.



*Figure 25. Reading Two Bytes of Data from the AD7991Conversion Result Register* 

### PLACING THE AD7991/AD7995/AD7999 INTO HIGH SPEED MODE

High speed mode communication commences after the master addresses all devices connected to the bus with the master code, 00001XXX, to indicate that a high speed mode transfer is to begin. No device connected to the bus is allowed to acknowledge the high speed master code; therefore, the code is followed by a NO ACK (see Figure 26). The master must then issue a repeated start, followed by the device address and an  $R/\overline{W}$  bit. The selected device then acknowledges its address.

All devices continue to operate in high speed mode until the master issues a stop condition. When the stop condition is issued, the devices return to fast mode.

To guarantee performance above  $f_{SCL} = 1.7$  MHz, the user must perform clock stretching—that is, the clock must be held high—for 2 µs after the ninth clock rising edge (see Figure 27). Therefore, the clock must be held high for 2 µs after the device starts to power up (see the Reading from the AD7991/AD7995/AD7999 section).




Figure 27. Reading Two Bytes of Data from the Conversion Result Register in High Speed Mode for AD7991

## **MODE OF OPERATION**

The AD7991/AD7995/AD7999 powers up in shutdown mode. After the master addresses the AD7991/AD7995/AD7999 with the correct I<sup>2</sup>C address, the ADC acknowledges the address. In response, the AD7991/AD7995/AD7999 power up.

During this wake up time, the AD7991/AD7995/AD7999 exit shutdown mode and begin to acquire the analog input (acquisition phase). By default, all channels are selected. Which channels are converted depends on the status of the channel bits in the configuration register.

When the read address is acknowledged, the ADC outputs two bytes of conversion data. The first byte contains four status bits and the four MSBs of the conversion result. The status bits contain two leading 0s and two channel-identifier bits. After this first byte, the AD7991/AD7995/AD7999 outputs the second byte of the conversion result. For the AD7991, this second byte contains the lower eight bits of conversion data. For the AD7995, this second byte contains six bits of conversion data plus two trailing 0s. For the AD7999, this second byte contains four bits of conversion data and four trailing 0s.

The master then sends a NO ACK to the AD7991/AD7995/ AD7999, as long as no further reads are required. If the master instead sends an ACK to the AD7991/AD7995/AD7999, the ADC powers up and completes another conversion. When more than one channel bit has been set in the configuration register, this conversion is performed on the second channel in the selected sequence. If only one channel is selected, the ADC converts again on the selected channel.




Figure 28. Mode of Operation, Single-Channel Conversion