

ANALOG 12-Bit, Integrated, Multiformat SDTV/HDTV DEVICES Video Decoder and RGB Granhics Digitizer Video Decoder and RGB Graphics Digitizer

ADV7403 Data Sheet

FEATURES

4 Noise Shaped Video (NSV)® 12-bit analog-to-digital converters (ADCs) sampling up to 140 MHz (140 MHz speed grade only)

Mux with 12 analog input channels **SCART fast blank support** Internal antialias filters NTSC/PAL/SECAM color standards support

525p/625p component progressive scan support

720p/1080i component HDTV support

Digitizes RGB graphics up to 1280 \times 1024 at 75 Hz (SXGA) (140 MHz speed grade only)

24-bit digital input port supports data from DVI/HDMI receiver IC

Any-to-any, 3 × 3 color-space conversion matrix Industrial temperature range: -40°C to +85°C 12-bit 4:4:4 and 10-/8-bit 4:2:2 DDR pixel output interface Programmable interrupt request output pin Vertical blanking interval (VBI) data slicer, including teletext

APPLICATIONS

LCD/DLP™ rear projection HDTVs **PDP HDTVs CRT HDTVs** LCD/DLP front projectors LCD TV (HDTV readv) **HDTV STBs with PVR** Hard-disk-based video recorders **Multiformat scan converters** DVD recorders with progressive scan input support **AVR** receivers

GENERAL DESCRIPTION

The ADV7403 is a high quality, single chip, multiformat video decoder and graphics digitizer. This multiformat decoder supports the conversion of PAL, NTSC, and SECAM standards in the form of composite or S-Video into a digital ITU-R BT.656 format. The ADV7403 also supports the decoding of a component RGB/YPrPb video signal into a digital YCrCb or RGB pixel output stream. The support for component video includes standards such as 525i, 625i, 525p, 625p, 720p, 1080i, 1250i, and many other HD and SMPTE standards. Graphic digitization is also supported by the ADV7403; it is capable of digitizing RGB graphics signals from VGA to SXGA rates and converting them into a digital RGB or YCrCb pixel output stream. SCART and overlay functionality are enabled by the ability of the ADV7403 to simultaneously process CVBS and standard definition RGB signals. The fast blank pin controls the mixing of these signals.

The ADV7403 contains two main processing sections. The first is the standard definition processor (SDP), which processes all PAL, NTSC, and SECAM signal types, and the second is the component processor (CP), which processes YPrPb and RGB component formats, including RGB graphics. For additional descriptions of the features of the ADV7403, see the Functional Overview and the Theory of Operation sections.

TABLE OF CONTENTS

Features
Applications1
General Description1
Revision History2
Functional Block Diagram
Specifications4
Electrical Characteristics
Video Specifications
Timing Characteristics
Analog Specifications
Absolute Maximum Ratings
Package Thermal Performance
Thermal Resistance
ESD Caution
Pin Configuration and Function Descriptions10
Functional Overview12
Analog Front End12

Standard Definition Processor (SDP) Pixel Data Output	
Modes	12
Component Processor (CP) Pixel Data Output Modes 1	12
Composite and S-Video Processing	12
Component Video Processing 1	12
RGB Graphics Processing 1	13
Digital Video Input Port 1	13
General Features	13
Theory of Operation	4
Analog Front End1	4
Standard Definition Processor (SDP) 1	4
Component Processor (CP)	4
Pixel Input/Output Formatting	6
Recommended External Loop Filter Components 1	8
Typical Connection Diagram	9
Outline Dimensions	20
Ordering Guide	วก

REVISION HISTORY

9/13—Revision B: Initial Version

FUNCTIONAL BLOCK DIAGRAM




Figure 1.

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS

AVDD = 3.15 V to 3.45 V, DVDD = 1.65 V to 2.0 V, DVDDIO = 3.0 V to 3.6 V, PVDD = 1.71 V to 1.89 V, nominal input range 1.6 V. Operating temperature range, unless otherwise noted is T_{MIN} to T_{MAX} : -40° C to $+85^{\circ}$ C (0°C to 70°C temperature range for ADV7403KSTZ-140). To obtain all specifications the following write sequence must be included in the programming scripts: Address 0x0E to Data 0x80, Address 0x54 to Data 0x00, and Address 0x0E to Data 0x00.

Table 1.

Parameter	Symbol	Test Conditions/Comments	Min	Тур	Max	Unit
STATIC PERFORMANCE ¹						
Resolution (Each ADC)	N				12 ²	Bits
Integral Nonlinearity	INL	Best straight line (BSL) at 27 MHz at a 12-bit level		±2.0	±8.0 ²	LSB
		BSL at 54 MHz at a 12-bit level		-2.0/+2.5		LSB
		BSL at 74 MHz at a 10-bit level		±1.0		LSB
		BSL at 110 MHz at a 10-bit level		-3.0/+3.0		LSB
		BSL at 135 MHz at an 8-bit level ³		±1.3		LSB
Differential Nonlinearity	DNL	At 27 MHz at a 12-bit level		-0.7/+0.85	$-0.99/+2.5^{2}$	LSB
		At 54 MHz at a 12-bit level		-0.75/+0.9		LSB
		At 74 MHz at a 10-bit level		±0.75		LSB
		At 110 MHz at a 10-bit level		-0.7/+5.0		LSB
		At 135 MHz at an 8-bit level ³		-0.8/+2.5		LSB
DIGITAL INPUTS						
Input High Voltage⁴	V_{IH}		2			V
Input Low Voltage⁵	V_{IL}				0.8	V
Input High Voltage	V _{IH}	HS_IN, VS_IN low trigger mode	0.7			V
Input Low Voltage	V _{IL}	HS_IN, VS_IN low trigger mode			0.3	V
Input Current	I _{IN}	P20 to P29, P31 to P40, SCLK2, SDA2, DCLK_IN, DE_IN, RESET	-60		+60	μΑ
		All other input pins	-10		+10	μΑ
Input Capacitance ⁶	C _{IN}				10	рF
DIGITAL OUTPUTS						
Output High Voltage ⁷	V _{OH}	I _{SOURCE} = 0.4 mA	2.4			V
Output Low Voltage ⁷	V_{OL}	$I_{SINK} = 3.2 \text{ mA}$			0.4	V
High Impedance Leakage Current	I _{LEAK}	ĪNT, P20 to P29, SDA2			60	μΑ
		All other output pins			10	μΑ
Output Capacitance ⁶	Cout				20	рF
POWER REQUIREMENTS ⁶						
Digital Core Power Supply	DVDD		1.65	1.8	2	V
Digital Input/Output Power Supply	DVDDIO		3.0	3.3	3.6	V
PLL Power Supply	PVDD		1.71	1.8	1.89	V
Analog Power Supply	AVDD		3.15	3.3	3.45	V
Digital Core Supply Current	I_{DVDD}	CVBS input sampling at 54 MHz		105		mA
		Graphics RGB sampling at 135 MHz		137		mA
		SCART RGB FB sampling at 54 MHz		106		mA
Digital Input/Output Supply Current	I _{DVDDIO}	CVBS input sampling at 54 MHz		4		mA
		Graphics RGB sampling at 135 MHz		19		mA
PLL Supply Current	I _{PVDD}	CVBS input sampling at 54 MHz		11		mA
		Graphics RGB sampling at 135 MHz		12		mA

Parameter	Symbol	Test Conditions/Comments	Min	Тур	Max	Unit
Analog Supply Current ⁸	I _{AVDD}	CVBS input sampling at 54 MHz		99		mA
		Graphics RGB sampling at 135 MHz		242		mA
		SCART RGB FB sampling at 54 MHz		269		mA
Power-Down Current	I _{PWRDN}			2.25		mA
Green Mode Power-Down	I _{PWRDNG}	Sync bypass function		16		mA
Power-Up Time	T _{PWRUP}			20		ms

¹ All ADC linearity tests performed at input range of full scale – 12.5% and at zero scale + 12.5%.

VIDEO SPECIFICATIONS

AVDD = 3.15 V to 3.45 V, DVDD = 1.65 V to 2.0 V, DVDDIO = 3.0 V to 3.6 V, PVDD = 1.71 V to 1.89 V. Operating temperature range, unless otherwise noted is T_{MIN} to T_{MAX} : -40° C to $+85^{\circ}$ C (0°C to 70° C temperature range for ADV7403KSTZ-140). Guaranteed by characterization.

Table 2.

Parameter	Symbol	Test Conditions/Comments	Min	Тур	Max	Unit
NONLINEAR SPECIFICATIONS						
Differential Phase	DP	CVBS input, modulated 5 step		0.4		Degrees
Differential Gain	DG	CVBS input, modulated 5 step		0.4		%
Luma Nonlinearity	LNL	CVBS input, 5 step		0.4		%
NOISE SPECIFICATIONS						
SNR Unweighted		Luma ramp	61	64		dB
		Luma flat field	64	65		dB
Analog Front End Crosstalk				60		dB
LOCK TIME SPECIFICATIONS						
Horizontal Lock Range			-5		+5	%
Vertical Lock Range			40		70	Hz
f _{SC} Subcarrier Lock Range				±1.3		kHz
Color Lock in Time				60		Lines
Sync Depth Range ¹			20		200	%
Color Burst Range			5		200	%
Vertical Lock Time				2		Fields
Horizontal Lock Time				100		Lines
CHROMA SPECIFICATIONS						
Hue Accuracy	HUE			1		Degrees
Color Saturation Accuracy	CL_AC			1		%
Color AGC Range			5		400	%
Chroma Amplitude Error				0.4		%
Chroma Phase Error				0.3		Degrees
Chroma Luma Intermodulation				0.1		%
LUMA SPECIFICATIONS						
Luma Accuracy						
Brightness		CVBS, 1 V input		1		%
Contrast		CVBS, 1 V input		1		%

 $^{^{\}rm 1}$ Nominal sync depth is 300 mV at 100% sync depth range.

² Maximum INL and DNL specifications obtained with device configured for component video input.

³ This specification is for the ADV7403KSTZ-140 only.

⁴To obtain specified V_{IH} level on the XTAL pin (Pin 38), program Subaddress 0x13 (write only) with 0x04 value. When Subaddress 0x13 is set to 0x00 value, V_{IH} level on the XTAL pin = 1.2 V.

⁵ To obtain specified V_{1L} level on the XTAL pin (Pin 38), program Subaddress 0x13 (write only) with 0x04 value. When Subaddress 0x13 is set to 0x00 value, V_{1L} level on the XTAL pin (Pin 38) = 0.4 V.

⁶ Guaranteed by characterization.

⁷ V_{OH} and V_{OL} levels obtained using default drive strength value (0xD5) in Subaddress 0xF4.

⁸ Analog current measurements for CVBS made with only ADC0 are powered up; for RGB, only ADC0, ADC1, and ADC2 are powered up; and for SCART FB, all ADCs powered up.

TIMING CHARACTERISTICS

AVDD = 3.15 V to 3.45 V, DVDD = 1.65 V to 2.0 V, DVDDIO = 3.0 V to 3.6 V, PVDD = 1.71 V to 1.89 V. Operating temperature range, unless otherwise noted is T_{MIN} to T_{MAX}: -40°C to +85°C (0°C to 70°C temperature range for ADV7403KSTZ-140). Guaranteed by characterization.

Table 3.

Parameter	Symbol	Test Conditions/Comments	Min	Тур	Max	Unit
SYSTEM CLOCK AND CRYSTAL						
Crystal Nominal Frequency				28.63636		MHz
Crystal Frequency Stability					±50	ppm
Horizontal Sync Input Frequency			14.8		110	kHz
LLC1 Frequency Range ¹			12.825		140	MHz
I ² C PORT ²						
SCLK Frequency					400	kHz
SCLK Minimum Pulse Width High	t ₁		0.6			μs
SCLK Minimum Pulse Width Low	t ₂		1.3			μs
Hold Time (Start Condition)	t ₃		0.6			μs
Setup Time (Start Condition)	t ₄		0.6			μs
SDA Setup Time	t ₅		100			ns
SCLK and SDA Rise Time	t ₆				300	ns
SCLK and SDA Fall Time	t ₇				300	ns
Setup Time for Stop Condition	t ₈			0.6		μs
RESET FEATURE						
Reset Pulse Width			5			ms
CLOCK OUTPUTS						
LLC1 Mark Space Ratio	t ₉ :t ₁₀		45:55		55:45	% duty cycle
DATA AND CONTROL OUTPUTS						
Data Output Transition Time SDR (SDP) ³	t ₁₁	Negative clock edge to start of valid data			3.6	ns
	t ₁₂	End of valid data to negative clock edge			2.4	ns
Data Output Transition Time SDR (CP) ⁴	t ₁₃	End of valid data to negative clock edge			2.8	ns
	t ₁₄	Negative clock edge to start of valid data			0.1	ns
Data Output Transition Time DDR (CP) ^{4, 5}	t ₁₅	Positive clock edge to end of valid data	-4 + TLLC1/4			ns
	t ₁₆	Positive clock edge to start of valid data	0.25 + TLLC1/4			ns
	t ₁₇	Negative clock edge to end of valid data	-2.95 + TLLC1/4			ns
	t ₁₈	Negative clock edge to start of valid data	-0.5 + TLLC1/4			ns
DATA and CONTROL INPUTS ²						
Input Setup Time (Digital Input Port)	t ₁₉	HS_IN, VS_IN	9			ns
		DE_IN, data inputs	2.2			ns
Input Hold Time (Digital Input Port)	t ₂₀	HS_IN, VS_IN	7			ns
		DE_IN, data inputs	2			ns


 $^{^{\}rm 1}$ Maximum LLC1 frequency is 110 MHz for ADV7403BSTZ-110.

 $^{^2}$ TTL input values are 0 V to 3 V with rise/fall times \geq 3 ns measured between the 10% and 90% points.

³ SDP timing figures obtained using default drive strength value (0xD5) in Subaddress 0xF4.

⁴ CP timing figures obtained using maximum drive strength value (0xFF) in Subaddress 0xF4. ⁵ DDR timing specifications dependent on LLC1 output pixel clock; TLCC1/4 = 9.25 ns at LLC1 = 27 MHz.

Timing Diagram






Figure 3. Pixel Port and Control SDR Output Timing (SD Core)




Figure 4. Pixel Port and Control SDR Output Timing (CP Core)




Figure 5. Pixel Port and Control DDR Output Timing (CP Core)




Figure 6. Digital Input Port and Control Input Timing

ANALOG SPECIFICATIONS

 $AVDD = 3.15 \text{ V to } 3.45 \text{ V, DVDD} = 1.65 \text{ V to } 2.0 \text{ V, DVDDIO} = 3.0 \text{ V to } 3.6 \text{ V, PVDD} = 1.71 \text{ V to } 1.89 \text{ V. Operating temperature range,} \\ \text{unless otherwise noted is } T_{\text{MIN}} \text{ to } T_{\text{MAX}}: -40^{\circ}\text{C to } +85^{\circ}\text{C (0°C to } 70^{\circ}\text{C temperature range for } ADV7403\text{KSTZ-140)}. \\ \text{Recommended analog input video signal range: } 0.5 \text{ V to } 1.6 \text{ V, typically } 1 \text{ V p-p. Guaranteed by characterization.} \\$

Table 4.

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
CLAMP CIRCUITRY					
External Clamp Capacitor			0.1		μF
Input Impedance (Except the FB Pin, Pin 51)	Clamps switched off		10		ΜΩ
Input Impedance of Pin 51 (FB)			20		kΩ
CML			1.86		V
ADC Full-Scale Level			CML + 0.8		V
ADC Zero-Scale Level			CML – 0.8		V
ADC Dynamic Range			1.6		V
Clamp Level (When Locked)	CVBS input		CML - 0.292		V
	SCART RGB input (R, G, B signals)		CML – 0.4		V
	S-Video input (Y signal)		CML - 0.292		V
	S-Video input (C signal)		CML – 0		V
	Component input (Y, Pr, Pb signals)		CML - 0.3		V
	PC RGB input (R, G, B signals)		CML - 0.3		V
Large Clamp	SDP only				
Source Current			0.75		mA
Sink Current			0.9		mA
Fine Clamp	SDP only				
Source Current			17		μΑ
Sink Current			17		μΑ

ABSOLUTE MAXIMUM RATINGS

Table 5.

Tuble 3.	
Parameter	Rating
AVDD to AGND	4 V
DVDD to DGND	2.2 V
PVDD to AGND	2.2 V
DVDDIO to DGND	4 V
DVDDIO to AVDD	−0.3 V to +0.3 V
PVDD to DVDD	−0.3 V to +0.3 V
DVDDIO to PVDD	−0.3 V to +2 V
DVDDIO to DVDD	−0.3 V to +2 V
AVDD to PVDD	−0.3 V to +2 V
AVDD to DVDD	−0.3 V to +2 V
Digital Inputs Voltage to DGND	DGND – 0.3 V to DVDDIO + 0.3 V
Digital Outputs Voltage to DGND	DGND - 0.3 V to DVDDIO + 0.3 V
Analog Inputs to AGND	AGND – 0.3 V to AVDD + 0.3 V
Maximum Junction	125°C
Temperature (T _{J MAX})	
Storage Temperature Range	−65°C to +150°C
Infrared Reflow Soldering	260°C
(20 sec)	

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PACKAGE THERMAL PERFORMANCE

To reduce power consumption when using the device, the user is advised to turn off any unused ADCs.

Keep the junction temperature less than the maximum junction temperature ($T_{\rm J\ MAX}$) of 125°C. The junction temperature is calculated by

$$T_J = T_{A MAX} + (\theta_{JA} \times W_{MAX})$$

where:

 $T_{A MAX} = 85$ °C.

 $\theta_{IA} = 30$ °C/W.

 $W_{MAX} = ((AVDD \times I_{AVDD}) + (DVDD \times I_{DVDD}) + (DVDDIO \times I_{$

 I_{DVDDIO}) + ($PVDD \times I_{PVDD}$)).

THERMAL RESISTANCE

 θ_{JA} is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 6.

Package Type	θ_{JA}^1	θ_{JC}^2	Unit
100-Lead LQFP	30	7	°C/W

¹ It is a 4-layer printed circuit board (PCB) with a solid ground plane (still air).

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

² It is a 4-layer PCB with a solid ground plane.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 7. Pin Configuration

Table 7. Pin Function Descriptions

Pin No.	Mnemonic	Type ¹	Description
1, 2, 83, 84, 87, 88, 95 to 97, 100	P31 to P40	I	Video Pixel Input Port.
3	INT	0	Interrupt. This pin can be active low or active high. When SDP/CP status bits change, this pin triggers. The set of events that triggers an interrupt is under user control.
4	CS/HS	0	Digital Composite Synchronization Signal (CS). The CS pin can be selected while in CP mode.
			Horizontal Synchronization Output Signal (HS). The HS pin can be selected while in SDP or CP modes.
5, 11, 17, 40, 89	DGND	G	Digital Ground.
6, 18	DVDDIO	Р	Digital Input/Output Supply Voltage (3.3 V).
7 to 10, 22, 23, 25 to 28, 41, 42, 91 to 94	P2 to P9, P12 to P19	0	Video Pixel Output Port.
12, 39, 90	DVDD	Р	Digital Core Supply Voltage (1.8 V).
13, 14, 20, 21, 24, 29 to 34, 43 to 45	P0 to P1, P10 to P11, P20 to P29	I/O	Video Pixel Input/Output Port.

Pin No.	Mnemonic	Type ¹	Description
15	SFL/SYNC_OUT	0	Subcarrier Frequency Lock (SFL). This pin contains a serial output stream that can be used to lock the subcarrier frequency when the decoder is connected to any Analog Devices, Inc., digital video encoder.
			Sliced Sync Output Signal (SYNC_OUT). This pin is only available in CP mode.
16, 82	SCLK1, SCLK2	1	I ² C Port Serial Clock Input (Maximum Clock Rate of 400 kHz) Pins. SCLK1 is the clock line for the control port, and SCLK2 is the clock line for the VBI data readback port.
19, 81	SDA1, SDA2	I/O	I ² C Port Serial Data Input/Output Pins. SDA1 is the data line for the control port, and SDA2 is the data line for the VBI readback port.
35	DCLK_IN	1	Clock Input Signal. This pin is used in 24-bit digital input mode (for example, processing 24-bit RGB data from a DVI receiver IC) and also in digital CVBS input mode.
36	LLC1	0	Line-Locked Output Clock for Pixel Data. This pin range is 12.825 MHz to 140 MHz for the ADV7403KSTZ-140, and 12.825 MHz to 110 MHz for the ADV7403BSTZ-110.
37	XTAL1	0	Connect this pin to the 28.63636 MHz crystal, or if an external 3.3 V, 28.63636 MHz clock oscillator source is used to clock the ADV7403, leave this pin as no connect. In crystal mode, the crystal must be a fundamental crystal.
38	XTAL	1	Input Pin for 28.63636 MHz crystal. To clock the ADV7403, this pin can also be overdriven by an external 3.3 V, 28.63636 MHz clock oscillator source.
46	ELPF	0	External Loop PLL Filter. Connect the recommend external loop filter to the ELPF pin.
47, 48	PVDD	Р	PLL Supply Voltage (1.8 V).
49, 50, 60, 66	AGND	G	Analog Ground.
51	FB	1	Fast Switch Overlay Input. This pin switches between CVBS and RGB analog signals.
52	SOG	1	Sync on Green Input. This pin is used in embedded sync mode.
53 to 58, 71 to 76	AIN1 to AIN12	1	Analog Video Input Channels.
59	TEST1	0	Leave this pin unconnected.
61, 62	CAPY1, CAPY2	1	ADC Capacitor Network.
63	AVDD	Р	Analog Supply Voltage (3.3 V).
64	REFOUT	0	Internal Voltage Reference Output.
65	CML	0	Common-Mode Level (CML) Pin for theInternal ADCs.
67	BIAS	0	External Bias Setting Pin. Connect the recommended resistor (1.35 k Ω) between the BIAS pin and ground.
68, 69	CAPC1, CAPC2	1	ADC Capacitor Network.
70	TEST0	NC	Leave this pin unconnected, or alternately, tie this pin to AGND.
77	SOY	1	Sync on Luma Input. This pin is used in embedded sync mode.
78	RESET	1	System Reset Input (Active Low). A minimum low reset pulse width of 5 ms is required to reset the circuitry of the ADV7403.
79	DE_IN	1	Data Enable Input Signal. This pin is used in 24-bit digital input port mode (for example, processing 24-bit RGB data from a DVI receiver IC).
80	ALSB	1	This pin selects the I ² C device address for the control and VBI readback ports of the ADV7403. When ALSB is set to Logic 0, it sets the address for a write to the control port to Address 0x40 and the readback address for the VBI port to Address 0x21. When ALSB is set to Logic 1, it sets the address for a write to the control port to Address 0x42 and the readback address for the VBI port to Address 0x23.
85	VS_IN	1	VS Input Signal. This pin is used in CP mode for 5-wire timing mode.
86	HS_IN/CS_IN	1	Can be configured in CP mode to be either a digital HS input signal or a digital CS input signal used to extract timing in a 5-wire or 4-wire RGB mode.
98	FIELD/DE	0	Field Synchronization Output Signal for All Interlaced Video Modes (FIELD). This is a multifunction pin. It can also be enabled as a data enable signal (DE) in CP mode to allow direct connection to a HDMI/DVI transmitter IC.
99	VS	0	Vertical Synchronization Output Signal (SDP and CP Modes).

 $^{^{1}}$ G = ground, P = power, I = input, O = output, I/O = input/output, and NC = no connect.

FUNCTIONAL OVERVIEW

The following overview provides a brief description of the functionality of the ADV7403. More details are available in the Theory of Operation section.

ANALOG FRONT END

The analog front end of the ADV7403 provides four 140 MHz (ADV7403KSTZ-140), NSV, 12-bit ADCs to enable 10-bit video decoding, a multiplexer with 12 analog input channels to enable multisource connection without the requirement of an external multiplexer, and four current and voltage clamp control loops to ensure that dc offsets are removed from the video signal. SCART functionality and standard definition RGB overlay with CVBS are controlled by the fast blank input. This front end also features four antialias filters to remove out-of-band noise on standard definition input video signals.

STANDARD DEFINITION PROCESSOR (SDP) PIXEL DATA OUTPUT MODES

The ADV7403 features the following SDP output modes:

- 8-/10-bit ITU-R BT.656 4:2:2 YCrCb with embedded time codes and/or HS, VS, and FIELD
- 16-/20-bit YCrCb with embedded time codes and/or HS, VS, and FIELD
- 24-/30-bit YCrCb with embedded time codes and/or HS, VS. and FIELD

COMPONENT PROCESSOR (CP) PIXEL DATA OUTPUT MODES

The ADV7403 features two single data rate (SDR) outputs: 16-/20-bit 4:2:2 YCrCb for all standards, and 24-/30-bit 4:4:4 YCrCb/RGB for all standards. The ADV7403 also features two double data rate (DDR) outputs: 8-/10-bit 4:2:2 YCrCb for all standards, and 12-bit 4:4:4 YCrCb/RGB for all standards.

COMPOSITE AND S-VIDEO PROCESSING

The ADV7403 supports NTSC (J, M, 4.43), PAL (B, D, I, G, H, M, N, Nc, 60), and SECAM (B, D, G, K, L) standards for CVBS and S-Video formats. Superadaptive 2D, 5-line comb filters for NTSC and PAL provide superior chrominance and luminance separation for composite video.

The composite and S-Video processing functionalities also include fully automatic detection of switching among worldwide standards (PAL/NTSC/SECAM); automatic gain control (AGC) with white peak mode to ensure that the video is processed without compromising the video processing range; adaptive digital line length tracking (ADLLT™); and proprietary architecture for locking to weak, noisy, and unstable sources from VCRs and tuners. The IF filter block compensates for high frequency luma attenuation due to the tuner SAW filter.

The ADV7403 also features chroma transient improvement (CTI) and luminance digital noise reduction (DNR), as well as teletext, closed captioning (CC), extended data service (EDS), and wide-screen signaling (WSS). It offers certified Macrovision® copy protection detection on composite and S-Video for all worldwide formats (PAL/NTSC/SECAM), and a copy generation management system (CGMS). Other features include 4× oversampling (54 MHz) for CVBS, S-Video, and YUV modes; line-locked clock output (LLC); vertical interval time codes (VITC); support for letterbox detection; a free-run output mode for stable timing when no video input is present; clocking from a single 28.63636 MHz crystal; Gemstar® 1×/2× electronic program guide compatible; and subcarrier frequency lock (SFL) output for downstream video encoders.

In addition, the device has color controls for hue, brightness, saturation, and contrast and controls for Cr and Cb offsets. The ADV7403 also incorporates a vertical blanking interval data processor and a video programming system (VPS) on the device.

The differential gain of the ADV7403 is 0.4% typical, and the differential phase is 0.4° typical.

COMPONENT VIDEO PROCESSING

The ADV7403 supports 525i, 625i, 525p, 625p, 720p, 1080i, 1080p, and many other HDTV formats. It provides automatic adjustments for gain (contrast) and offset (brightness), as well as manual adjustment controls. Furthermore, the ADV7403 not only supports analog component YPrPb/RGB video formats with embedded synchronization or with separate HS, VS, and CS, but also supports YCrCb-to-RGB and RGB-to-YCrCb conversions by any-to-any, 3×3 color-space conversion matrices.

Standard identification (STDI) enables detection of the component format at the system level, and a synchronization source polarity detector (SSPD) determines the source and polarity of the synchronization signals that accompany the input video.

Certified Macrovision copy protection detection is available on component formats (525i, 625i, 525p, and 625p).

When no video input is present, free-run output mode provides stable timing.

The ADV7403 also supports arbitrary pixel sampling for nonstandard video sources.

RGB GRAPHICS PROCESSING

The ADV7403 provides 140 MSPS conversion rate support of RGB input resolutions up to 1280×1024 at 75 Hz (SXGA) and 110 MSPS conversion rate for the ADV7403BSTZ-110. It also provides automatic or manual clamp and gain controls for graphics modes.

The RGB graphics processing functionality features contrast and brightness controls, automatic detection of synchronization source and polarity by the SSPD block, standard identification enabled by the STDI block, and arbitrary pixel sampling support for nonstandard video sources.

Additional RGB graphics processing features of the ADV7403 include the following:

- 32-phase DLL support of optimum pixel clock sampling.
- Color-space conversion of RGB to YCrCb and decimation to a 4:2:2 format for videocentric back-end IC interfacing.
- Data enable (DE) output signal supplied for direct connection to the HDMI/DVI transmitter IC.

DIGITAL VIDEO INPUT PORT

The ADV7403 supports raw 8-/10-bit CVBS data from a digital tuner and 24-bit RGB input data from a DVI receiver chip, output converted to YCrCb 4:2:2. It also supports 24-bit 4:4:4, 16-/20-bit 4:2:2 525i, 625i, 525p, 625p, 1080i, 720p, VGA to SXGA at 60 Hz input data from HDMI receiver chip, output converted to 16-bit 4:2:2 YCrCb.

GENERAL FEATURES

The ADV7403 features HS, VS, and FIELD output signals with programmable position, polarity, and width. It also includes a programmable interrupt request output pin (INT), signals SDP/CP status changes, and supports two I²C host port interfaces (control and VBI).

The ADV7403 offers low power consumption: 1.8 V digital core, 3.3 V analog and digital input/output, low power power-down mode, and green PC mode.

The ADV7403BSTZ-110 operates over the industrial temperature range (-40° C to $+85^{\circ}$ C) and is available in a 100-lead, 14 mm \times 14 mm, RoHS-compliant LQFP.

It is also available in a 140 MHz speed grade (ADV7403KST-140).

THEORY OF OPERATION

ANALOG FRONT END

The ADV7403 analog front end comprises four noise shaped video (NSV*), 12-bit ADCs that digitize the analog video signal before applying it to the standard definition processor (SDP) or component processor (CP). See Table 8 for the maximum sampling rates. The analog front end uses differential channels to each ADC to ensure high performance in a mixed signal application.

The front end also includes a 12-channel input mux that enables multiple video signals to be applied to the ADV7403. Current and voltage clamps are positioned in front of each ADC to ensure that the video signal remains within the range of the converter. Fine clamping of the video signals is performed downstream by digital fine clamping either in the CP or SDP.

Optional antialiasing filters are positioned in front of each ADC. These filters can be used to band-limit standard definition video signals, removing spurious, out-of-band noise.

The ADCs are configured to run in $4\times$ oversampling mode when decoding composite and S-Video inputs; $2\times$ oversampling is performed for component 525i, 625i, 525p, and 625p sources. All other video standards are $1\times$ oversampled. Oversampling the video signals reduces the cost and complexity of external antialiasing filters with the benefit of an increased signal-tonoise ratio (SNR).

The ADV7403 can support simultaneous processing of CVBS and RGB standard definition signals to enable SCART compatibility and overlay functionality. A combination of CVBS and RGB inputs can be mixed and output under control of I²C registers and the fast blank pin.

Table 8. Maximum ADC Sampling Rates

Model	Maximum ADC Sampling Rate (MHz)
ADV7403BSTZ-110	110
ADV7403KSTZ-140	140

STANDARD DEFINITION PROCESSOR (SDP)

The SDP section is capable of decoding a large selection of baseband video signals in composite S-Video and YUV formats. The video standards supported by the SDP include PAL (B, D, I, G, H, M, N, Nc, 60), NTSC (J, M, 4.43), and SECAM (B, D, G, K, L). The ADV7403 can automatically detect the video standard and process it accordingly.

The SDP has a super adaptive 2-D, 5-line comb filter that gives superior chrominance and luminance separation when decoding a composite video signal. This highly adaptive filter automatically adjusts its processing mode according to video standard and signal quality with no user intervention required. The SDP has an IF filter block that compensates for attenuation in the high frequency luma spectrum due to the tuner SAW filter.

The SDP has specific luminance and chrominance parameter control for brightness, contrast, saturation, and hue.

The ADV7403 implements a patented adaptive digital line length tracking (ADLLT™) algorithm to track varying video line lengths from sources such as a VCR. ADLLT enables the ADV7403 to track and decode poor quality video sources such as VCRs, noisy sources from tuner outputs, VCD players, and camcorders. The SDP also contains a chroma transient improvement (CTI) processor. This processor increases the edge rate on chroma transitions, resulting in a sharper video image.

The SDP can process a variety of VBI data services, such as TeleText, closed captioning (CC), wide screen signaling (WSS), video programming system (VPS), vertical interval time codes (VITC), copy generation management system (CGMS), Gemstar 1×/2×, and extended data service (XDS). The ADV7403 SDP section has a Macrovision 7.1 detection circuit that allows it to detect Types I, II, and III protection levels. The decoder is also fully robust to all Macrovision signal inputs.

COMPONENT PROCESSOR (CP)

The CP section is capable of decoding/digitizing a wide range of component video formats in any color space. Component video standards supported by the CP are 525i, 625i, 525p, 625p, 720p, 1080i, 1250i, VGA up to SXGA at 75 Hz (ADV7403KSTZ-140 only), and many other standards not listed here.

The CP section of the ADV7403 contains an AGC block. When no embedded sync is present, the video gain can be set manually. The AGC section is followed by a digital clamp circuit that ensures that the video signal is clamped to the correct blanking level. Automatic adjustments within the CP include gain (contrast) and offset (brightness); manual adjustment controls are also supported.

A fully programmable any-to-any, 3×3 color space conversion matrix is placed between the analog front end and the CP section. This enables YPrPb-to-RGB and RGB-to-YCrCb conversions. Many other standards of color space can be implemented using the color space converter.

The output section of the CP is highly flexible. It can be configured in SDR with one data packet per clock cycle or in a DDR mode where data is presented on the rising and falling edges of the clock. In SDR mode, a 16-/20-bit 4:2:2 or 24-/30-bit 4:4:4 output is possible. In these modes, HS, VS, and FIELD/DE (where applicable) timing reference signals are provided. In DDR mode, the ADV7403 can be configured in an 8-/10-bit 4:2:2 YcrCb or 12-bit 4:4:4 YcrCb/RGB pixel output interface with corresponding timing signals.

The ADV7403 is capable of supporting an external DVI/HDMI receiver. The digital interface expects 24-bit 4:4:4 or 16-/20-bit 4:2:2 bit data (either graphics RGB or component video YcrCb), accompanied by HS, VS, DE, and a fully synchronous clock signal. The data is processed in the CP and output as 16-bit 4:2:2 YcrCb data.

The CP section contains circuitry to enable the detection of Macrovision encoded YPrPb signals for 525i, 625i, 525p, and 625p. It is designed to be fully robust when decoding these types of signals.

VBI extraction of CGMS data is performed by the CP section of the ADV7403 for interlaced, progressive, and high definition scanning rates. The data extracted can be read back over the $\rm I^2C$ interface. For more detailed product information, see the ADV7403 product page.

PIXEL INPUT/OUTPUT FORMATTING

Table 9. SDP, CP Pixel Input/Output Pin Map (P19 to P0)

		Pixel Port Pins P[19:0]																				
Processor Mode	Format	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
SDP	Video out, 8-bit, 4:2:2	YcrCb[7:0] _{OUT}																				
SDP	Video out, 10-bit, 4:2:2	YcrCb[9:0] _{оит}																				
SDP	Video out, 16-bit, 4:2:2	Y[7:0] _{ОUТ}									CrCb[7:0] _{OUT}											
SDP	Video out, 20-bit, 4:2:2	Y[9:0] _{ОИТ}								CrCb[9:0] _{ОUТ}												
SDP	Video out, 24-bit, 4:4:4	Y[7:0] _{ОИТ}								Сb[7:0]оит												
SDP	Video out, 30-bit, 4:4:4	Y[9:0] _{ОИТ}									Сb[9:0]оит											
SM-SDP	Digital tuner input[1]	Output choices are the same as video									o out 16-/20-bit or pseudo 8-/10-bit DDR											
СР	8-bit, 4:2:2, DDR	D7	D6	D5	D4	D3	D2	D1	D0													
СР	10-bit, 4:2:2, DDR	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0											
СР	12-bit, 4:4:4, RGB DDR	D7	D6	D5	D4	D3	D2	D1	D0			D11	D10	D9	D8							
СР	Video out, 16-bit, 4:2:2	CHA[7:0] _{OUT} (for example, Y[7:0])									CHB/	CHB/C[7:0] _{OUT} (for example, Cr/Cb[7:0])										
СР	Video out, 20-bit, 4:2:2	CHA[9:0]оит (for example, Y[9:0])								0])		(CHB/C[9:0] _{OUT} (for example, Cr/Cb[9:0])									
СР	Video out, 24-bit, 4:4:4	CHA[7:0] _{OUT} (for example, G[7:0])									CHB[7:0] _{OUT} (for example, B[7:0])											
СР	Video out, 30-bit, 4:4:4	CHA[9:0]оит (for example, G[9:0])										СНВ[9:0] _{оит} (for example, В[9:0])										
SM-CP	HDMI receiver support, 24-bit, 4:4:4 input	CHA[7:0]оит (for example, Y[7:0]) R[5:4]								:4] _{IN}	CHB/	C[7:0] ou	JT (for example, Cr/Cb[7:0]) R[1:0] _{IN}									
SM-CP	HDMI receiver support 16-bit pass through	CHA[7:0] _{OUT} (for example, Y[7:0])										CHB/C[7:0]оит (for example, Cr/Cb[7:0])										
SM-CP	HDMI receiver support, 20-bit, pass through	CHA[9:0] _{оит} (for example, Y[9:0])									CHB/C[9:0] _{OUT} (for example, Cr/Cb[9:0])											

Table 10. SDP, CP Pixel Input/Output Pin Map (P40 to P20)

Processor Mode			Pixel Port Pins P[40:31], P[29:20]																		
	Format	40	39	38	37	36	35	34	33	32	31	29	28	27	26	25	24	23	22	21	20
SDP	Video out, 8-bit, 4:2:2																				
SDP	Video out, 10-bit, 4:2:2																				
SDP	Video out, 16-bit, 4:2:2																				
SDP	Video out, 20-bit, 4:2:2																				
SDP	Video out, 24-bit, 4:4:4											Сг[7:0]оит									
SDP	Video out, 30-bit, 4:4:4											Сr[9:0] _{ОUТ}									
SM-SDP	Digital tuner input[1]	DCVBS[9:0] _{IN}																			
СР	8-bit, 4:2:2, DDR																				
СР	10-bit, 4:2:2, DDR																				
СР	12-bit, 4:4:4, RGB DDR																				1
СР	Video out, 16-bit, 4:2:2																				
СР	Video out, 20-bit, 4:2:2																				
СР	Video out, 24-bit, 4:4:4 input											CHC[7:0]оит (for example, R[7:0])									
СР	Video out, 30-bit, 4:4:4 input								CHC[9:0] _{ОUТ} (for example, R[9:0])												
SM-CP	HDMI receiver support, 24-bit, 4:4:4 input	G[7:0] _{IN} R[7:6] _{IN}									B[7:0] _{IN} R[3:2									:2] _{IN}	
SM-CP	HDMI receiver support, 16-bit, pass through	CI	CHA[7:0] _{IN} (for example, Y[7:0])									CHB/C[7:0] _{IN} (for example, Cr/Cb[7:0])									
SM-CP	HDMI receiver support, 20-bit, pass through	CHA[9:0] _{IN} (for example, Y[9:0])								CHB/C[9:0] _{IN} (for example, Cr/Cb[9:0])											

RECOMMENDED EXTERNAL LOOP FILTER COMPONENTS

Place the external loop filter components for the ELPF pin as close as possible to the respective pins. Figure 8 shows the recommended component values.




Figure 8. ELPF Components

TYPICAL CONNECTION DIAGRAM




Figure 9. ADV7403 Typical Connection Diagram
Rev. B | Page 19 of 20