

## in DIP-7 package

#### **Features**

- Integrated 800 V / 950 V avalanche rugged CoolMOS™
- Enhanced Active Burst mode with selectable entry and exit standby power
- Digital frequency reduction for better overall system efficiency
- Fast startup achieved with cascode configuration
- DCM and CCM operation with slope compensation
- Frequency jitter and soft gate driving for low EMI
- Built-in digital soft start
- Integrated error amplifier to support direct feedback in non-isolated flyback and buck topologies
- Comprehensive protection with input line overvoltage, V<sub>cc</sub> overvoltage, V<sub>cc</sub> undervoltage, overload, open loop and overtemperature
- All protections are in auto restart mode
- Limited charging current for V<sub>cc</sub> short to GND
- Pb-free lead plating, halogen-free mold compound, RoHS-compliant

#### **Potential applications**

- Auxiliary power supply for home appliances, white goods, TV, PC and server, smart metering
- Blu-ray players, set-top boxes, and LCD/LED monitors

#### **Product validation**

Fully qualified according to JEDEC for Industrial Applications.

#### **Description**

The ICE5xRxxxxxZ is the fifth-generation of fixed-frequency integrated power IC (CoolSET™) optimized for off-line switch-mode power supplies in cascode configuration. The CoolSET™ package contains two separate chips. One is the controller chip and the other is the 800 V / 950 V CoolMOS™ chip. The cascode configuration helps achieve fast startup. The frequency reduction with soft gate driving and frequency jitter operation offers lower EMI and better efficiency between a light load and 50% load. The selectable entry and exit standby power ABM enables flexibility and ultra-low power consumption in standby mode with small and controllable output voltage ripple. The product has a wide operating range (10.0 V to 25.5 V) of IC power supply and lower power consumption. The numerous protection functions support the power supply system in failure situations. All these make the fifth-generation CoolSET™ series an outstanding integrated power stage fixed frequency flyback and buck converter in the market.








Figure 1 Typical application in isolated flyback using TL431 and optocoupler




Figure 2 Typical application in non-isolated flyback utilizing integrated error amplifier




Figure 3 Typical application in non-isolated buck

#### in DIP-7 package



#### Output power of fifth-generation fixed-frequency CoolSET™ in flyback design

Table 1 Output power of fifth-generation fixed-frequency CoolSET™ in flyback design

							_	
Туре	Package	Marking	V <sub>DS</sub>	F <sub>sw</sub>	R <sub>DSon</sub> <sup>1</sup>	220 V AC ±20%² at DCM	85-300 V AC <sup>2</sup> at DCM	85-300 V AC <sup>2</sup> at CCM
ICE5BR4780BZ	PG-DIP-7	5BR4780BZ	800 V	65 kHz	4.13 Ω	27.5 W	15 W	16.5 W
ICE5BR3995BZ	PG-DIP-7	5BR3995BZ	950 V	65 kHz	3.46 Ω	30 W	16.5 W	18 W
ICE5BR3995CZ	PG-DIP-7	5BR3995CZ	950 V	65 kHz	3.46 Ω	30 W	16.5 W	18 W
ICE5AR3995BZ	PG-DIP-7	5AR3995BZ	950 V	100 kHz	3.46 Ω	30 W	16.5 W	18 W
ICE5BR2280BZ	PG-DIP-7	5BR2280BZ	800 V	65 kHz	2.13 Ω	40 W	22 W	24 W
ICE5AR2280CZ	PG-DIP-7	5AR2280CZ	800 V	100 kHz	2.13 Ω	40 W	22 W	24 W

#### Output current of fifth-generation fixed-frequency CoolSET™ in non-isolated buck design

Infineon® recommends the 65 kHz variant for a non-isolated Buck converter.

Table 2 Output current of fifth-generation generation fixed-frequency CoolSET™ in non-isolated buck design

Туре	Package	Marking	V <sub>DS</sub>	Fsw	R <sub>DSon</sub> <sup>1</sup>	85-265 V AC <sup>3</sup> at DCM	Typical output voltage
ICE5BR4780BZ	PG-DIP-7	5BR4780BZ	800 V	65 kHz	4.13 Ω	450 mA	
ICE5BR3995BZ	PG-DIP-7	5BR3995BZ	950 V	65 kHz	3.46 Ω	550 mA	15 V
ICE5BR2280BZ	PG-DIP-7	5BR2280BZ	800 V	65 kHz	2.13 Ω	700 mA	

<sup>&</sup>lt;sup>1</sup> Typically at T<sub>i</sub> = 25°C (inclusive of low side MOSFET).

<sup>&</sup>lt;sup>2</sup> Calculated maximum output power rating in an open frame design at T<sub>a</sub> = 50°C, T<sub>j</sub> = 125°C (integrated high voltage MOSFET) and using minimum drain pin copper area in a 2 oz copper single-sided PCB. The output power figure is for selection purpose only. The actual power can vary depending on the designs. Contact a technical expert from Infineon® for more information.

<sup>&</sup>lt;sup>3</sup> Calculated maximum output currrent rating in an open frame design at T<sub>a</sub> = 50°C, T<sub>j</sub> = 125°C (integrated high voltage MOSFET) and using minimum 100mm<sup>2</sup> drain pin copper area in a 2 oz copper single-sided PCB. The output current figure is for selection purpose only. The actual current can vary depending on the designs. Contact a technical expert from Infineon® for more information.

# Fixed-frequency 800 V / 950 V CoolSET $^{\text{TM}}$

#### in DIP-7 package


#### Table of contents



#### **Table of contents**

e of contents	4
Block diagram	6
Pin configuration	7
Functional description	8
$V_{\rm CC}$ precharging and typical $V_{\rm CC}$ voltage during startup	8
Soft start	9
Normal operation	9
PWM operation and peak current mode control	9
1 Switch-on determination	9
2 Switch-off determination	9
Current sense	10
Frequency reduction	11
Slope compensation	11
Oscillator and frequency jittering	12
•	
· · · · · · · · · · · · · · · · · · ·	
·	
g i	
<u> </u>	
·	
· · ·	
•	
Protection modes	18
	20
Absolute maximum ratings	20
Operating range	21
, •	
•	
·	
·	
•	
Output power curve	33
	Block diagram.  Pin configuration  Functional description

#### in DIP-7 package





	Davisian history	•
8.1	Marking	38
8	Package information	37
7	Output current curve	36

**Block diagram** 



# 1 Block diagram




Figure 4 Block diagram

Note:

Junction temperature of the controller chip is sensed for overtemperature protection. The  $CoolMOS^{TM}$  is a separate chip from the controller chip in the same package. Refer to the design guide or consult a technical expert for the proper thermal design.

Pin configuration



# 2 Pin configuration

The pin configuration is shown in **Figure 5** and the functions are described in **Table 3**.




Figure 5 Pin configuration

 Table 3
 Pin definitions and functions

Pin	Symbol	Function
	VERR (BZ version)	Error amplifier  VERR pin is internally connected to the transconductance error amplifier for a non-isolated converter. Connect this pin to GND for an isolated converter.
1	VIN (CZ version)	Input line overvoltage protection (LOVP)  VIN pin is connected to the bus via a resistor divider (see <b>Figure 1</b> ) to sense the line voltage. Internally, it is connected to the line overvoltage comparator which stops the switching when a LOVP condition occurs. To disable LOVP, connect this pin to GND.
2	FB	Feedback and ABM entry and exit control FB pin combines the functions of feedback control, selectable burst entry/exit control and overload/open loop protection.
3	CS	Current sense  The CS pin is connected to the shunt resistor for the primary current sensing externally and to the PWM signal generator block for switch-off determination (together with the feedback voltage) internally.
4	GATE	Gate driver output  The GATE pin is connected to the Gate of the internal CoolMOS <sup>TM</sup> and additionally, a pull-up resistor is connected from a bus voltage to turn on the internal CoolMOS <sup>TM</sup> for charging up the $V_{CC}$ capacitor during startup.
5	DRAIN	DRAIN (Drain of integrated CoolMOS™)  The DRAIN pin is connected to the drain of the integrated CoolMOS™.
7	VCC	VCC (Positive voltage supply)  The VCC pin is the positive voltage supply to the IC. The operating range is between $V_{\text{VCC\_OFF}}$ and $V_{\text{VCC\_OVP}}$ .
8	GND	Ground The GND pin is the common ground of the controller.

#### **Functional description**



## 3 Functional description

#### 3.1 $V_{cc}$ precharging and typical $V_{cc}$ voltage during startup

As shown in **Figure 1**, once the line input voltage is applied, a rectified voltage appears across the capacitor  $C_{\text{BUS.}}$ . The pull-up resistor  $R_{\text{STARTUP}}$  provides a current to charge the  $C_{\text{iss}}$  (input capacitance) of CoolMOS<sup>TM</sup> and gradually generate one voltage level. If the voltage over  $C_{\text{iss}}$  is high enough, CoolMOS<sup>TM</sup> and the  $V_{\text{CC}}$  capacitor are charged through the primary inductance of a transformer  $L_{\text{P}}$ , CoolMOS<sup>TM</sup> and the internal diode D<sub>1</sub> with the two steps constant current source  $I_{\text{VCC\_Charge3}^1}$  and  $I_{\text{VCC\_Charge3}^1}$ .

A very small constant current source ( $I_{VCC\_Charge1}$ ) is charged to the  $V_{CC}$  capacitor until  $V_{CC}$  reaches  $V_{CC\_SCP}$  to protect the controller from the  $V_{CC}$  pin short to ground during the startup. After this, the second step constant current source ( $I_{VCC\_Charge3}$ ) is provided to charge the  $V_{CC}$  capacitor further, until the  $V_{CC}$  voltage exceeds the turned-on threshold  $V_{VCC\_ON}$ . As shown in the time phase I in **Figure 6**, the  $V_{CC}$  voltage increases almost linearly with two steps.




Figure 6  $V_{cc}$  voltage and current at startup

The time for the  $V_{CC}$  precharging can then be calculated as:

$$t_{1} = t_{A} + t_{B} = \frac{V_{VCC\_SCP} \times C_{VCC}}{I_{VCC\_Charge1}} + \frac{(V_{VCC\_ON} - V_{VCC\_SCP}) \times C_{VCC}}{I_{VCC\_Charge3}}$$

$$\tag{1}$$

When the  $V_{CC}$  voltage exceeds the  $V_{CC}$  turn on threshold  $V_{VCC\_ON}$  at time  $t_1$ , the IC starts to operate with soft start. Due to the power consumption of the IC and the fact that there is still no energy from the auxiliary winding to charge the  $V_{CC}$  capacitor before the output voltage is built up, the  $V_{CC}$  voltage drops (phase II). Once the output voltage rises close to regulation, the auxiliary winding starts to charge the  $V_{CC}$  capacitor from the time  $t_2$  onward and delivering the  $I_{VCC\_Normal2}$ 2 to the CoolSET<sup>TM</sup>.  $V_{CC}$  then reaches a constant value depending on the output load.

 $<sup>^1</sup>$   $I_{VCC\_Charge1/2/3}$  is charging current from the controller to VCC capacitor during startup.

<sup>&</sup>lt;sup>2</sup> *l*<sub>VCC\_Normal2</sub> is supply current from VCC capacitor or auxiliary winding to the CoolSET<sup>™</sup> during normal operation.

#### **Functional description**



#### 3.2 Soft start

As shown in Figure 7, the IC starts to operate with a soft start at time  $t_{on}$ . The switching stresses on the power MOSFET, diode, and transformer are minimized during soft start. The soft start implemented in ICE5xRxxxxxZ is a digital time-based function. The preset soft start time is  $t_{\rm SS}$  (12 ms) with four steps. If not limited by other functions, the peak voltage on CS pin increases step by step from 0.3 V to finally  $V_{\rm CS~N}$  (0.8 V). The normal feedback loop takes over the control when the output voltage reaches its regulated value.




Figure 7 Maximum current sense voltage during soft start

#### 3.3 Normal operation

The PWM controller during normal operation consists of a digital signal processing circuit including regulation control and an analog circuit including a current measurement unit and a comparator. Details about the full operation of the CoolSET™ in normal operation are illustrated in the following paragraphs.

#### 3.3.1 PWM operation and peak current mode control

#### **Switch-on determination** 3.3.1.1

The power MOSFET turn-on is synchronized with the internal oscillator with a switching frequency  $F_{SW}$  that corresponds to the voltage level  $V_{FB}$  (see Figure 9).

#### Switch-off determination 3.3.1.2

Datasheet

In peak current mode control, the PWM comparator monitors voltage  $V_1$  (see Figure 4), which represents the instantaneous current of the power MOSFET. When  $V_1$  exceeds  $V_{FB}$ , the PWM comparator sends a signal to switch off the GATE of the power MOSFET. Therefore, the peak current of the power MOSFET is controlled by the feedback voltage  $V_{FB}$  (see Figure 8).

At switch-on transient of the power MOSFET, a voltage spike across  $R_{CS}$  can cause  $V_1$  to increase and exceed  $V_{FB}$ . To avoid a false switch off, the IC has a blanking time  $t_{CS}$  LEB before detecting the voltage across  $R_{CS}$  to mask the voltage spike. Therefore, the minimum turn on time of the power MOSFET is  $t_{CS\_LEB}$ .

If the voltage level at  $V_1$  takes a long time to exceed  $V_{FB}$ , the IC has implemented a maximum duty cycle control to force the power MOSFET to switch off when  $D_{MAX} = 0.75$  is reached.

**Rev 1.1** 

#### in DIP-7 package

## Functional description






Figure 8 Pulse width modulation

#### 3.3.2 Current sense

The power MOSFET current generates a voltage  $V_{CS}$  across the current sense resistor  $R_{CS}$  connected between the CS pin and the GND pin.  $V_{CS}$  is amplified with gain  $G_{PWM}$ , then, added with an offset  $V_{PWM}$  to become  $V_1$  as described below in equation 3.

$$V_{\rm CS} = I_{\rm D} \times R_{\rm CS} \tag{2}$$

$$V_1 = V_{\rm CS} \times G_{\rm PWM} + V_{\rm PWM} \tag{3}$$

10 of 40

where:

Datasheet

*V*<sub>CS</sub> : CS pin voltage

/D : Power MOSFET current

 $R_{CS}$ : Resistance of the current sense resistor

 $V_1$ : Voltage level compared to  $V_{FB}$  as described in chapter **3.3.1.2** 

G<sub>PWM</sub> : PWM-OP gain

 $V_{PWM}$ : Offset for voltage ramp

#### in DIP-7 package

#### **Functional description**



If the voltage at the current sense pin is lower than the preset threshold  $V_{\text{CS\_STG}}$  after the time  $t_{\text{CS\_STG\_SAM}}$  for three consecutive pulses during on-time of the power switch, this abnormal  $V_{\text{CS}}$  triggers the IC into auto restart mode.

#### 3.3.3 Frequency reduction

Frequency reduction is implemented in ICE5xRxxxxxZ to achieve a better efficiency during the light load. At light load, the reduced switching frequency  $F_{SW}$  improves efficiency by reducing the switching loses.

When the load decreases,  $V_{FB}$  decreases as well.  $F_{SW}$  is dependent on the  $V_{FB}$  as shown in **Figure 9**. Therefore,  $F_{SW}$  decreases as the load decreases.

For example,  $F_{SW}$  at high load is 65 kHz and starts to decrease at  $V_{FB}$  = 1.7 V. There is no further frequency reduction once it reached the  $f_{OSC2\_MIN}$  even the load is further reduced.




Figure 9 Frequency reduction curve

### **3.3.4** Slope compensation

ICE5xRxxxxxZ can operate at continuous conduction mode (CCM). At CCM operation, a duty cycle greater than 50% may generate a subharmonic oscillation. To avoid the subharmonic oscillation, slope compensation is added to  $V_{CS}$  pin when the gate of the power MOSFET is turned on for more than 40% of the switching cycle period.

The relationship between V<sub>FB</sub> and the V<sub>CS</sub> for CCM operation is described in equation 4:

$$V_{\rm FB} = V_{\rm CS} \times G_{\rm PWM} + V_{\rm PWM} + M_{\rm COMP} \times (T_{\rm ON} - 40\% \times T_{\rm PERIOD}) \tag{4}$$

where:

 $T_{ON}$ : Gate turn on time of the power MOSFET

#### in DIP-7 package

#### **Functional description**



 $M_{COMP}$ : Slope compensation rate

 $T_{PERIOD}$ : Switching cycle period

Slope compensation circuit is disabled and no slope compensation is added into the  $V_{CS}$  pin during Active Burst mode to save the power consumption.

#### 3.3.5 Oscillator and frequency jittering

The oscillator generates a frequency of 65 kHz / 100 kHz with frequency jittering of  $\pm 4\%$  at a jittering period of  $T_{\text{JITTER}}$  (4 ms). The frequency jittering helps to reduce conducted EMI.

A capacitor, a current source, and a current sink that determine the frequency are integrated. The charging and discharging current of the implemented oscillator capacitor are internally trimmed to achieve a highly accurate switching frequency.

Once the soft start period is over and when the IC goes into normal operating mode, the frequency jittering is enabled. There is also frequency jittering during frequency reduction.

#### 3.3.6 Modulated gate drive

The drive-stage is optimized for EMI consideration. The switch-on speed is slowed down before it reaches the CoolMOS™ turn on threshold. That is a slope control of the rising edge at the output of the driver (see **Figure 10**). Thus the leading switch spike during turn on is minimized.




Figure 10 Gate rising waveform

#### 3.4 Peak current limitation

There is a cycle-by-cycle peak current limitation realized by the current limit comparator to provide primary over-current protection. The primary current generates a voltage  $V_{CS}$  across the current sense resistor  $R_{CS}$  connected between the CS pin and the GND pin. If the voltage  $V_{CS}$  exceeds an internal voltage limit  $V_{CS\_N}$ , the comparator immediately turns off the gate drive.

The primary peak current *I*<sub>PEAK\_PRI</sub> can be calculated as below:

$$I_{\text{PEAK\_PRI}} = V_{\text{CS\_N}} / R_{\text{CS}} \tag{5}$$

To avoid mistriggering caused by the MOSFET switch on transient voltage spikes, a leading edge-blanking time  $(t_{CS\_LEB})$  is integrated in the current sensing path.

#### **Functional description**



#### 3.4.1 Propagation delay compensation

In case of an overcurrent detection, there is always a propagation delay from sensing the  $V_{CS}$  to switching the power MOSFET off. An overshoot on the peak current  $I_{peak}$  caused by the delay depends on the ratio of dI/dt of the primary current (see **Figure 11**).




Figure 11 Current limiting

The overshoot of Signal2 is larger than Signal1 due to the steeper rising waveform. This change in the slope is depending on the AC input voltage. Propagation delay compensation is integrated to reduce the overshoot due to dI/dt of the rising primary current. Thus the propagation delay time between exceeding the current sense threshold  $V_{CS_N}$  and the switching off of the power MOSFET is compensated over wide bus voltage range. Current limiting becomes more accurate, which results in a minimum difference of overload protection triggering power between low and high AC line input voltage.

Under CCM operation, the same  $V_{CS}$  do not result in the same power. To achieve a close overload triggering level for CCM, ICE5xRxxxxxZ has implemented a two compensation curve as shown **Figure 12**. One of the curve is used for  $T_{ON}$  greater than 0.40 duty cycle and the other is for lower than 0.40 duty cycle.




Figure 12 Dynamic voltage threshold V<sub>CS\_N</sub>

#### in DIP-7 package

#### **Functional description**



Similarly, the same concept of propagation delay compensation is also implemented in ABM with reduced level. With this implementation, the entry and exit Burst mode power can be close between low and high AC line input voltage.

#### 3.5 Active burst mode with selectable power level

At light load condition, the IC enters Active Burst mode (ABM) operation to minimize the power consumption. Details about the ABM operation are explained in the following paragraphs.

#### 3.5.1 Entering ABM operation

The system enters into ABM operation when the two conditions below are met:

- The FB voltage is lower than the threshold of  $V_{\text{FB\_EBLP}}/V_{\text{FB\_EBHP}}$ , depending on the burst configuration option setup.
- A certain blanking time *t*<sub>FB\_BEB</sub>.

Once all of these conditions are fulfilled, the ABM flip-flop is set and the controller enters ABM operation. This multicondition determination for entering ABM operation prevents mis-triggering of entering ABM operation, so that the controller enters ABM operation only when the output power is really low.

#### 3.5.2 During ABM operation

After entering ABM, the PWM section is inactive, making the  $V_{\text{OUT}}$  start to decrease. As the  $V_{\text{OUT}}$  decreases,  $V_{\text{FB}}$  rises. Once  $V_{\text{FB}}$  exceeded  $V_{\text{FB\_BOn}}$ , the internal circuit is again activated by the internal bias to start with the switching.

If the PWM is still operating and the output load is still low,  $V_{\text{OUT}}$  increases and  $V_{\text{FB}}$  signal starts to decrease. When  $V_{\text{FB}}$  reaches the low threshold  $V_{\text{FB\_BOff}}$ , the internal bias is reset again and the PWM section is disabled with no switching until  $V_{\text{FB}}$  increases back to exceed  $V_{\text{FB\_BOn}}$  threshold.

In ABM,  $V_{FB}$  is like a sawtooth waveform swinging between  $V_{FB}$  Boff and  $V_{FB}$  Boff shown in **Figure 13**.

During ABM, the peak current I<sub>PEAK\_ABM</sub> of the power MOSFET is defined by:

$$I_{\text{PEAK ABM}} = V_{\text{CS BxP}}/R_{\text{CS}} \tag{6}$$

where  $V_{CS\ BXP}$  is the peak current limitation in ABM.

## 3.5.3 Leaving ABM operation

The FB voltage immediately increases if there is a sudden increase in the output load. When  $V_{FB}$  exceeds  $V_{FB\_LB}$ , it leaves ABM and the peak current limitation threshold voltage returns back to  $V_{CS\_N}$  immediately.

#### in DIP-7 package

# infineon

#### **Functional description**




Figure 13 Signals in ABM

#### **Functional description**



#### 3.5.4 ABM configuration

The burst mode entry level can be selected by changing the different resistance  $R_{\text{Sel}}$  at FB pin. There are three configuration options depending on  $R_{\text{Sel}}$ , which corresponds to the options of no ABM (option 1), low range of ABM power (option 2) and high range of ABM power (option 3). The table below shows the control logic for the entry and exit level with the FB voltage.

Table 4 ABM configuration option setup

Option	R <sub>Sel</sub>	<b>V</b> FB	V <sub>CS_BxP</sub>	Entry level	Exit level	
				V <sub>FB_EBxP</sub>	V <sub>FB_LB</sub>	
1	< 470 kΩ	$V_{\rm FB} < V_{\rm FB\_P\_BIAS1}$	-	No ABM	No ABM	
2	720 kΩ ~ 790 kΩ	$V_{\text{FB\_P\_BIAS1}} < V_{\text{FB}} < V_{\text{FB\_P\_BIAS2}}$	0.22 V	0.93 V	2.73 V	
3 (default)	> 1210 kΩ	$V_{\text{FB}} > V_{\text{FB\_P\_BIAS2}}$	0.27 V	1.03 V	2.73 V	

During IC first startup, the controller preset the ABM selection to option 3, the FB resistor ( $R_{\rm FB}$ ) is turned off by internal switch S2 (see **Figure 14**) and a current source  $I_{\rm sel}$  is turned on instead. From  $V_{\rm CC}$  = 4.44 V to  $V_{\rm CC}$  on threshold, the FB pin starts to charge resistor  $R_{\rm Sel}$  with current  $I_{\rm Sel}$  to a certain voltage level. When  $V_{\rm CC}$  reaches  $V_{\rm CC}$  on threshold, the FB voltage is sensed. The burst mode option is then chosen according to the FB voltage level. After finishing the selection, any change on the FB level does not change the burst mode option and the current source ( $I_{\rm Sel}$ ) is turned off while the FB resistor ( $R_{\rm FB}$ ) is connected back to the circuit (**Figure 14**).




Figure 14 ABM detect and adjust

#### 3.6 Non-isolated/isolated configuration

ICE5xRxxxxBZ has a VERR pin, which is connected to the input of an integrated error amplifier to support a non-isolated converter (see **Figure 2**). When  $V_{CC}$  is charging and before reaching the  $V_{CC}$  on threshold, a current source  $I_{ERR_P\_BIAS}$  from the VERR pin together with  $R_{F1}$  and  $R_{F2}$  generates a voltage across it. If the VERR voltage is more than  $V_{ERR_P\_BIAS}$  (0.2 V), non-isolated configuration is selected, otherwise, isolated configuration is selected. In an isolated configuration, the error amplifier output is disconnected from the FB pin.

In case of non-isolated configuration, the voltage divider  $R_{F1}$  and  $R_{F2}$  are used to sense the output voltage and compared with the internal reference voltage  $V_{ERR}$  Ref. The difference between the sensed voltage and the

#### in DIP-7 package

#### **Functional description**



reference voltage is converted as an output current by the error amplifier. The output current charges or discharges the resistor and capacitor network connected at the FB pin for the loop compensation.

#### 3.7 Protection functions

The ICE5xRxxxxxZ provides numerous protection functions that considerably improve the power supply system robustness, safety, and reliability. The following table summarizes these protection functions and the corresponding protection mode whether as a non-switch auto restart, auto restart or odd skip auto restart mode. Refer to **Figure 15**, **Figure 16** and **Figure 17** for the waveform illustration of protection modes.

Table 5 Protection functions

<b>Protection functions</b>	Normal mode	Burst	mode	Protection mode	
		Burst ON	Burst OFF		
Line overvoltage (CZ version)	V	V	√	Non-switch auto restart	
V <sub>cc</sub> overvoltage	√	√	n/a¹	Odd skip auto restart	
V <sub>cc</sub> undervoltage	√	√	√	Auto restart	
Overload or open loop	√	n/a¹	n/a¹	Odd skip auto restart	
Overtemperature	√	V	√	Non-switch auto restart	
V <sub>cc</sub> short to GND	V	V	√	No startup	

#### 3.7.1 Line overvoltage (CZ version)

The AC line overvoltage protection (LOVP) is detected by the sensing bus capacitor voltage through the VIN pin via the voltage divider resistors,  $R_{l1}$  and  $R_{l2}$  (**Figure 1**). Once the  $V_{VIN}$  voltage is higher than the line overvoltage threshold ( $V_{VIN\_LOVP}$ ), the controller enters into protection mode until  $V_{VIN}$  is lower than  $V_{VIN\_LOVP}$ . This protection can be disabled by connecting the VIN pin to GND.

## 3.7.2 V<sub>cc</sub> overvoltage and undervoltage

During operation, the  $V_{CC}$  voltage is continuously monitored. If  $V_{CC}$  is either below  $V_{VCC\_OFF}$  for 50  $\mu$ s ( $t_{VCC\_OFF\_B}$ ) or above  $V_{VCC\_OVP}$  for 55  $\mu$ s ( $t_{VCC\_OVP\_B}$ ), the power MOSFET is kept switch off. After the  $V_{CC}$  voltage falls below the threshold  $V_{VCC\_OFF}$ , the new startup sequence is activated. The  $V_{CC}$  capacitor is then charged up. Once the voltage exceeds the threshold  $V_{VCC\_ON}$ , the IC begins to operate with a new soft start.

## 3.7.3 Overload or open loop

In case of open control loop or output overload, the FB voltage is pulled up. When  $V_{\text{FB}}$  exceeds  $V_{\text{FB}\_\text{OLP}}$  after a blanking time of  $t_{\text{FB}\_\text{OLP}\_\text{B}}$ , the IC enters odd skip auto restart mode. The blanking time enables the converter to provide a peak power in case the increase in  $V_{\text{FB}}$  is due to a sudden load increase.

#### 3.7.4 Overtemperature

If the junction temperature of the controller exceeds  $T_{\text{jcon\_OTP}}$ , the IC enters into overtemperature protection (OTP) auto restart mode. The IC has also implemented with a 40°C hysteresis. That means the IC can only be recovered from OTP when the controller junction temperature is dropped 40°C lower than the overtemperature trigger point.

#### **Functional description**



#### V<sub>cc</sub> short to GND 3.7.5

To limit the power dissipation of the startup circuit at  $V_{CC}$  short to GND condition, the  $V_{CC}$  charging current is limited to a minimum level of I<sub>VCC\_Charge1</sub>. With such low current, the power loss of the IC is limited to prevent overheating.

#### **Protection modes** 3.7.6

All the protections are in auto restart mode with a new soft start sequence. The three auto restart modes are illustrated in the following figures.




Figure 15 Non-switch auto restart mode

# Functional description






Figure 16 Auto restart mode




Figure 17 Odd skip auto restart

#### **Electrical characteristics**



#### 4 Electrical characteristics

Attention: All voltages are measured with respect to ground (pin 8). The voltage levels are valid if other ratings are not violated.

#### 4.1 Absolute maximum ratings

Attacking Character about the manifesta

Attention: Stresses above the maximum values listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Maximum ratings are absolute ratings; exceeding any one of these values may cause irreversible damage to the integrated circuit. For the same reason, make sure that any capacitor that is connected to pin 7 (VCC) is discharged before assembling the application circuit.  $T_a = 25^{\circ}\text{C}$  unless otherwise specified.

Table 6 Absolute maximum ratings

Parameter	Symbol	Limit values		Unit	Note or	
		Min.	Max.		test condition	
Drain voltage	$V_{DRAIN}$			V	<i>T</i> <sub>j</sub> = 25°C	
ICE5xRxx80xZ		800	_			
ICE5xR3995xZ		950	_			
Pulse drain current	$I_{D,Pulse}$			Α		
ICE5xR3995xZ		_	5.0 <sup>1</sup>			
ICE5BR4780BZ		_	2.6 <sup>1</sup>			
ICE5xR2280xZ		_	5.8 <sup>2</sup>			
Avalanche energy, repetitive, $t_{AR}$ limited by maximal $T_j$ = 150°C and $T_{j,Start}$ = 25°C	E <sub>AR</sub>			mJ		
ICE5xR2280xZ		_	0.05		$I_{\rm D}$ = 0.40 A, $V_{\rm DD}$ = 50 V	
ICE5BR4780BZ		_	0.02		$I_{\rm D}$ = 0.20 A, $V_{\rm DD}$ = 50 V	
ICE5xR3995xZ		_	0.04		$I_{\rm D}$ = 0.20 A, $V_{\rm DD}$ = 50 V	
Avalanche current, repetitive, $t_{AR}$ limited by maximal $T_i$ = 150°C and $T_{i,Start}$ = 25°C	I <sub>AR</sub>			А		
ICE5BR4780BZ		_	0.20			
ICE5xR3995xZ		_	0.20			
ICE5xR2280xZ		_	0.40			
VCC supply voltage	V <sub>cc</sub>	-0.3	27.0	V		
GATE voltage	$V_{GATE}$	-0.3	27.0	V		
FB voltage	$V_{FB}$	-0.3	3.6	V		
VERR voltage	$V_{ERR}$	-0.3	3.6	V		
CS voltage	V <sub>CS</sub>	-0.3	3.6	V		
VIN voltage	$V_{ m VIN}$	-0.3	3.6	V		
Maximum DC current on any pin		-10.0	10.0	mA	Except DRAIN and CS pin.	

20 of 40

<sup>&</sup>lt;sup>1</sup> Pulse width  $t_P$  limited by  $T_{j,max}$ .

 $<sup>^2</sup>$  Pulse width  $t_P$  = 20  $\mu s$  and limited by  $T_{j,max}$ .

#### in DIP-7 package





Parameter	Symbol	Limit values		Unit	Note or	
		Min.	Max.		test condition	
ESD robustness HBM	V <sub>ESD_HBM</sub>	-	2000	٧	According to EIA/JESD22.	
ESD robustness CDM	$V_{ESD\_CDM}$	_	500	٧		
Junction temperature range	T <sub>j</sub>	-40	150	°C	Controller and CoolMOS™.	
Storage temperature	$T_{STORE}$	-55	150	°C		
Thermal resistance (junction-ambient) ICE5BR4780BZ ICE5xR3995xZ ICE5xR2280xZ	$R_{thJA}$	- -	107 106 104	K/W	Setup according to the JEDEC standard JESD51 and using minimum drain pin copper area in a 2 oz copper single-sided PCB.	

#### **Operating range** 4.2

Note: Within the operating range, the IC operates as described in the functional description.

Table 7 **Operating range** 

Parameter	Symbol	Limit values		Unit	Note or	
		Min.	Max.		test condition	
VCC supply voltage	V <sub>vcc</sub>	V <sub>VCC_OFF</sub>	$V_{\text{VCC\_OVP}}$			
Junction temperature of controller	$T_{jCon\_op}$	-40	$T_{jCon\_OTP}$	°C	Maximum value limited due to OTP of controller chip.	
Junction temperature of CoolMOS™	$T_{jCoolMOS\_op}$	-40	150	°C		

#### **Operating conditions** 4.3

Note:

The electrical characteristics involve the spread of values within the specified supply voltage and junction temperature range  $T_J$  from – 40°C to 125°C. Typical values represent the median values, which are related to 25°C. If not otherwise stated, a supply voltage of  $V_{cc}$  = 18 V is assumed.

**Operating conditions** Table 8

Parameter	Symbol	Limit values			Unit	Note or	
		Min.	Тур.	Max.		test Condition	
VCC charge current	I <sub>VCC_Charge1</sub>	-0.35	-0.20	-0.09	mA	$V_{\text{VCC}} = 0 \text{ V}, R_{\text{StartUp}} = 50 \text{ M}\Omega$ and $V_{\text{DRAIN}} = 90 \text{ V}$	
	I <sub>VCC_Charge2</sub>	-	-3.2	_	mA	$V_{\text{VCC}} = 3 \text{ V}, R_{\text{StartUp}} = 50 \text{ M}\Omega$ and $V_{\text{DRAIN}} = 90 \text{ V}$	
	I <sub>VCC_Charge3</sub>	-5	-3	-1	mA	$V_{\text{VCC}} = 15 \text{ V}, R_{\text{StartUp}} = 50 \text{ M}\Omega$ and $V_{\text{DRAIN}} = 90 \text{ V}$	
Current consumption, startup current	I <sub>VCC_Startup</sub>	-	0.25	-	mA	V <sub>VCC</sub> = 15 V	
Current consumption, normal with Inactive Gate	/VCC_Normal1	-	0.9	_	mA	I <sub>FB</sub> = 0 A	

#### in DIP-7 package

#### **Electrical characteristics**



Parameter	Symbol	Limit values			Unit	Note or	
		Min. Typ.		Max.		test Condition	
Current consumption, normal with Active Gate	I <sub>VCC_Normal2</sub>				mA		
ICE5BR2280BZ		_	_	1.89			
ICE5BR3995xZ		_	_	1.82			
ICE5AR3995BZ		_	_	2.21			
ICE5BR4780BZ		_	_	1.69			
ICE5AR2280CZ		_	_	2.31			
Current consumption, auto restart	I <sub>VCC_AR</sub>	-	410	-	μΑ		
Current consumption, Burst mode –	I <sub>VCC_Burst</sub>	-	0.54	-	mA		
isolated	Mode_ISO						
Current consumption, Burst mode –	I <sub>VCC_Burst</sub>	-	0.61	_	mA		
non-isolated	Mode_NISO						
VCC turn-on threshold voltage	$V_{ m VCC\_ON}$	15.3	16.0	16.5	V		
VCC turn-off threshold voltage	V <sub>VCC_OFF</sub>	9.4	10.0	10.4	V		
VCC short circuit protection	$V_{\text{VCC\_SCP}}$	-	1.1	1.9	V		
VCC turn-off blanking	$t_{ extsf{VCC\_OFF\_B}}$	_	50	-	μs		

# 4.4 Internal voltage reference

#### Table 9 Internal voltage reference

Parameter	Symbol	ol Limit values		Unit	Note or	
		Min.	Тур.	Max.		test condition
Internal reference voltage	$V_{REF}$	3.20	3.30	3.39	V	Measured at FB pin I <sub>FB</sub> = 0 A

#### 4.5 PWM section

#### Table 10 PWM section

Parameter	Symbol	Limit v	alues		Unit	Note or
		Min.	Тур.	Max.		test condition
Fixed oscillator frequency –	f <sub>OSC3</sub>	92	100	108	kHz	
100 kHz	$f_{OSC4}$	94	100	106	kHz	<i>T</i> <sub>j</sub> = 25°C
Fixed oscillator frequency – 100 kHz (ABM)	f <sub>OSC4_ABM</sub>	71	83	94	kHz	<i>T</i> <sub>j</sub> = 25°C
Fixed oscillator frequency – 100 kHz (minimum F <sub>sw</sub> )	f <sub>OSC4_MIN</sub>	36	43	51	kHz	<i>T</i> <sub>j</sub> = 25°C
Fixed oscillator frequency –	f <sub>OSC1</sub>	59.8	65	70.2	kHz	
65 kHz	$f_{OSC2}$	61.1	65	68.9	kHz	<i>T</i> <sub>j</sub> = 25°C
Fixed oscillator frequency – 65 kHz (ABM)	f <sub>OSC2_ABM</sub>	46.2	54	61.1	kHz	<i>T</i> <sub>j</sub> = 25°C

## in DIP-7 package

#### **Electrical characteristics**



Parameter	Symbol	Limit v	alues		Unit	Note or
		Min.	Тур.	Max.		test condition
Fixed oscillator frequency – 65 kHz (minimum $F_{\rm sw}$ )	f <sub>OSC2_MIN</sub>	23.4	28	33.2	kHz	<i>T</i> <sub>j</sub> = 25°C
Frequency jittering range	F <sub>JITTER</sub>	_	± 4	_	%	<i>T</i> <sub>j</sub> = 25°C
Frequency jittering period	T <sub>JITTER</sub>	_	4	_	ms	<i>T</i> <sub>j</sub> = 25°C
Maximum duty cycle	D <sub>MAX</sub>	70	75	80	%	
Feedback pull-up resistor	R <sub>FB</sub>	11	15	20	kΩ	
PWM-OP gain	$G_{PWM}$	1.91	2.03	2.16		
Offset for voltage ramp	$V_{PWM}$	0.42	0.50	0.58	V	
Slope compensation rate - 100 kHz	$M_{COMP}$	41	50	58	mV/μs	V <sub>cs</sub> = 0 V
Slope compensation rate - 65 kHz	$M_{COMP}$	26.5	32.5	38	mV/μs	V <sub>cs</sub> = 0 V

# 4.6 Error amplifier

Table 11 Error amplifier

Parameter	Symbol	Limit	/alues		Unit	Note or test condition
		Min.	Тур.	Max.		
Transconductance	G <sub>ERR_M</sub>	2.14	2.80	3.44	mA/V	
Transconductance – Burst mode	$G_{ERR\_BM}$	6.9	9.2	11.6	mA/V	
Error amplifier source current	I <sub>ERR_SOURCE</sub>	85	150	223	μΑ	
Error amplifier sink current	I <sub>ERR_SINK</sub>	85	150	223	μΑ	
Error amplifier reference voltage	$V_{\rm ERR\_REF}$	1.76	1.80	1.84	V	
Error amplifier output dynamic range of transconductance	$V_{ERR\_DYN}$	0.05	_	3.15	V	
Error amplifier mode bias current	I <sub>ERR_P_BIAS</sub>	9.5	14.0	18.5	μΑ	
Error amplifier mode threshold	V <sub>ERR_P_BIAS</sub>	0.16	0.20	0.24	V	

#### 4.7 Current sense

Table 12 Current sense

Parameter	Symbol	Limit v	/alues		Unit	Note or test condition
		Min.	Тур.	Max.		
Peak current limitation in normal operation	$V_{\text{CS}_N}$	0.72	0.80	0.88	V	$dV_{sense}/dt = 0.41 V/\mu s$
Peak current limitation in normal operation, 15% of $T_{ m ON}$	V <sub>CS_N15</sub>	0.74	0.79	0.84	V	
Leading edge-blanking time	t <sub>CS_LEB</sub>	70	220	365	ns	
Peak current limitation in ABM - high power	V <sub>CS_BHP</sub>	0.23	0.27	0.31	V	

#### in DIP-7 package





Peak current limitation in ABM - low power	V <sub>CS_BLP</sub>	0.18	0.22	0.26	V	
Abnormal CS voltage threshold	$V_{\text{CS\_STG}}$	0.06	0.10	0.15	V	
Abnormal CS voltage consecutive trigger	P <sub>CS_STG</sub>	-	3	-	cycle	
Abnormal CS voltage sample period	tcs_stg_sam	$t_{\text{PERIOD}} \times 0.36$	$t_{PERIOD} \times 0.4$	$t_{PERIOD} \times 0.44$	μs	

#### 4.8 Soft start

Table 13 Soft start

Parameter	Symbol	Limit v	alues		Unit	Note or
		Min.	Тур.	Max.		test condition
Soft start time	$t_{SS}$	7.3	12.0	_	ms	
Soft start time step	$t_{\rm SS\_S}^{-1}$	-	3	-	ms	
CS peak voltage at first step of soft start	V <sub>SS1</sub> <sup>1</sup>	_	0.30	_	V	CS peak voltage.
Step increment of CS peak voltage in soft start	$V_{\rm SS\_S}^{1}$	_	0.15	_	V	CS peak voltage.

#### 4.9 Active burst mode

Table 14 Active Burst mode

Parameter	Symbol	Limit v	Limit values			Note or
		Min.	Тур.	Max.		test condition
Charging current to select burst mode	I <sub>sel</sub>	2.5	3.0	3.5	μΑ	
Burst mode selection reference voltage threshold	V <sub>FB_P_BIAS1</sub>	1.65	1.73	1.80	V	
Burst mode selection reference voltage threshold	$V_{FB\_P\_BIAS2}$	2.76	2.89	3.01	V	
Feedback voltage for entering ABM for high power	$V_{FB\_EBHP}$	0.98	1.03	1.08	V	
Feedback voltage for entering ABM for low power	$V_{FB\_EBLP}$	0.88	0.93	0.98	V	
Blanking time for entering ABM	$t_{ extsf{FB\_BEB}}$	_	36	_	ms	
Feedback voltage for leaving ABM	$V_{FB\_LB}$	2.63	2.73	2.83	٧	
Feedback voltage for burst-on – isolated case	$V_{FB\_Bon\_ISO}$	2.26	2.35	2.45	V	
Feedback voltage for burst-off – isolated case	V <sub>FB_BOff_ISO</sub>	1.88	2.00	2.05	V	

 $<sup>^{\</sup>rm 1}\,{\rm Not}\,{\rm subject}$  to production test, specified by design.

#### in DIP-7 package

#### **Electrical characteristics**



Feedback voltage for burst-on – non-isolated case	V <sub>FB_Bon_NISO</sub>	1.88	1.95	2.05	V	
Feedback voltage for burst-off	$V_{\text{FB\_BOff\_NISO}}$	1.50	1.55	1.64	V	
<ul><li>non-isolated case</li></ul>						

#### 4.10 Line overvoltage protection (CZ version)

#### Table 15 Line OVP

Parameter	Symbol	Limit va	lues		Unit	Note or
		Min.	Тур.	Max.		test condition
Line overvoltage threshold	$V_{ m VIN\_LOVP}$	2.75	2.85	2.95	V	
Line overvoltage blanking	t <sub>VIN_LOVP_B</sub>	_	250	_	μs	

# **4.11** *V*<sub>cc</sub> overvoltage protection

#### Table 16 V<sub>cc</sub> overvoltage protection

Parameter	Symbol	Limit v	alues		Unit	Note or
		Min.	Тур.	Max.		test condition
VCC overvoltage threshold	$V_{ m VCC\_OVP}$	24.0	25.5	27.0	٧	
VCC overvoltage blanking	t <sub>VCC_OVP_B</sub>	_	55	_	μs	

#### 4.12 Overload protection

#### Table 17Overload protection

Parameter	Symbol Limit values			Unit	Note or	
		Min.	Тур.	Max.		test condition
Overload detection threshold for OLP protection at FB pin	$V_{FB\_OLP}$	2.63	2.73	2.83	V	
Overload protection blanking time	t <sub>FB_OLP_B</sub>	30	54	_	ms	

#### 4.13 Thermal protection

Table 18 Thermal protection

Parameter	Symbol	Limit values			Unit	Note or
		Min.	Тур.	Max.		test condition
Overtemperature protection	$T_{\text{jcon\_OTP}}^{1}$	129	140	150	°C	Junction temperature of the controller chip (not the CoolMOS™ chip).
Overtemperature hysteresis	$T_{\rm jHYS\_OTP}$	_	40	_	°C	
Overtemperature blanking time	$T_{\text{jcon\_OTP\_B}}$	-	50	-	μs	

Datasheet 25 of 40

<sup>&</sup>lt;sup>1</sup>Not subject to production test, specified by design.

## in DIP-7 package

#### **Electrical characteristics**



#### 4.14 CoolMOS™ section

Table 19 ICE5xRxxxxxZ

Parameter	Symbol	Limit values			Unit	Note or
		Min.	Тур.	Max.		test condition
Drain source breakdown voltage	$V_{(BR)DSS}$				٧	<i>T</i> <sub>j</sub> = 25°C
ICE5xRxx80xZ		800	_	_		
ICE5xR3995xZ		950	_	-		
Drain source on-resistance (inclusive of low side MOSFET)	R <sub>DSon</sub>				Ω	
ICE5BR4780BZ		_	4.13	4.85		<i>T</i> <sub>j</sub> = 25°C
		_	8.69 <sup>1</sup>	_		$T_{\rm j} = 125^{\circ}{\rm C}$ at $I_{\rm D} = 0.4$ A
ICE5xR2280xZ		_	2.13	2.35		<i>T</i> <sub>j</sub> = 25°C
		_	4.31 <sup>1</sup>	_		$T_{\rm j} = 125^{\circ}{\rm C} \ {\rm at} \ I_{\rm D} = 1 \ {\rm A}$
ICE5xR3995xZ		_	3.46	4.05		<i>T</i> <sub>j</sub> = 25°C
		_	7.69 <sup>1</sup>	-		$T_{\rm j} = 125^{\circ}{\rm C} \ {\rm at} \ I_{\rm D} = 0.8 \ {\rm A}$
Effective output capacitance, energy related <sup>1</sup>	$C_{o(er)}$				pF	
ICE5BR4780BZ		_	3	_		$V_{GS} = 0 \text{ V}, V_{DS} = 0 \sim 500 \text{ V}$
ICE5xR2280xZ		_	7	_		$V_{GS} = 0 \text{ V}, V_{DS} = 0 \sim 500 \text{ V}$
ICE5xR3995xZ		_	5	-		$V_{\rm GS} = 0 \text{ V}, V_{\rm DS} = 0 \sim 400 \text{ V}$
Rise time	$t_{rise}^2$	-	30	-	ns	
Fall time	$t_{fall}^2$	_	30	_	ns	

 $<sup>{}^{1}\!\</sup>text{Not}$  subject to production test, specified by design.

<sup>&</sup>lt;sup>2</sup>Measured in a typical flyback / buck converter application.

**CoolMOS™ performance characteristics** 






Figure 18 Safe operating area (SOA) curve for ICE5BR4780BZ




Figure 19 Safe operating area (SOA) curve for ICE5xR2280xZ

#### in DIP-7 package






Figure 20 Safe operating area (SOA) curve for ICE5xR3995xZ




Figure 21 Power dissipation of ICE5BR4780BZ;  $P_{tot} = f(T_a)$  (Maximum ratings as given in chapter 4.1 must not be exceeded)

#### III DIP-1 package






Figure 22 Power dissipation of ICE5xR3995xZ;  $P_{tot} = f(T_a)$  (Maximum ratings as given in chapter 4.1 must not be exceeded)




Figure 23 Power dissipation of ICE5xR2280xZ;  $P_{tot} = f(T_a)$  (Maximum ratings as given in chapter 4.1 must not be exceeded)

# **(infineon**




Figure 24 Drain-source breakdown voltage ICE5xRxx80xZ;  $V_{BR(DSS)} = f(T_J)$ ,  $I_D = 1$  mA




Figure 25 Drain-source breakdown voltage ICE5xR3995xZ;  $V_{BR(DSS)} = f(T_J)$ ,  $I_D = 1$  mA






Figure 26 Typical CoolMOS™ capacitances of ICE5BR4780BZ (C = f(V<sub>DS</sub>); V<sub>GS</sub> = 0 V; f = 250 kHz)




Figure 27 Typical CoolMOS<sup>TM</sup> capacitances of ICE5xR2280xZ (C =  $f(V_{DS})$ ;  $V_{GS} = 0$  V; f = 250 kHz)

#### in DIP-7 package






Figure 28 Typical CoolMOS<sup>TM</sup> capacitances of ICE5xR3995xZ (C =  $f(V_{DS})$ ;  $V_{GS} = 0$  V; f = 250 kHz)

**Output power curve** 



## **6** Output power curve

The calculated output power curves versus ambient temperature are shown below. The curves are derived based on a typical DCM/CCM flyback in an open frame design setting the maximum  $T_j$  of the integrated CoolMOS<sup>TM</sup> at 125°C, using minimum drain pin copper area in a 2 oz copper single-sided PCB and steady state operation only (no design margins for abnormal operation modes are included).

The output power figure is for selection purpose only. The actual power can vary depending on a particular design. In a power supply system, appropriate thermal design margins must be considered to make sure that the operation of the device is within the maximum ratings given in chapter **4.1**.




Figure 29 Output power curve of ICE5BR4780BZ

#### in DIP-7 package

#### **Output power curve**






Figure 30 Output power curve of ICE5BR3995xZ




Figure 31 Output power curve of ICE5AR3995BZ

#### in DIP-7 package

#### **Output power curve**






Figure 32 Output power curve of ICE5AR2280CZ




Figure 33 Output power curve of ICE5BR2280BZ

**Output current curve** 



## 7 Output current curve

The calculated output current curves showing typical output power against ambient temperature are shown below. The curves are derived based on an open-frame design at  $T_a = 50^{\circ}\text{C}$ ,  $T_J = 125^{\circ}\text{C}$  (integrated HV MOSFET for CoolSET<sup>TM</sup>), using the minimum 100 mm² drain pin copper area in a 2 oz copper single-sided PCB and steady-state operation only (no design margins for abnormal operation modes are included). The output power figure is for selection purposes only. The actual power can vary depending on the specific design.




Figure 34 Output current curve of ICE5BRxxxxBZ

**Package information** 



# 8 Package information




Figure 35 PG-DIP-7

#### **Green product (RoHS-compliant)**

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations, the device is available as a green product. Green products are RoHS-compliant (i.e., Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).


#### **Further information on packages**

https://www.infineon.com/packages

Package information



# 8.1 Marking



38 of 40

Figure 36 Marking of PG-DIP-7

# Fixed-frequency 800 V / 950 V CoolSET $^{\text{TM}}$

#### in DIP-7 package

**Revision history** 



# 9 Revision history

Revision	Date	Changes		
Rev 1.0	22 February 2022	Initial release		
Rev 1.1	19 July 2022	Add new part number - ICE5AR3995BZ		