

## 2EDL05x06xx family

### 600 V Half Bridge Gate Driver with Integrated Bootstrap Diode (BSD)

#### Features

- Infineon thin-film-SOI-technology
- Fully operational to +600 V
- Floating channel designed for bootstrap operation
- Output source/sink current capability +0.36 A/-0.7 A
- Integrated Ultra-fast, low  $R_{DS(ON)}$  Bootstrap Diode
- Tolerant to negative transient voltage up to -100 V (Pulse width is up 300 ns) given by SOI-technology
- 10 ns typ., 60 ns max. propagation delay matching
- $dV/dt$  immune  $\pm 50$  V
- Gate drive supply range from 10 V to 20 V
- Undervoltage lockout for both channels
- 3.3 V, 5 V and 15 V input logic compatible
- RoHS compliant

#### Product summary

$V_{OFFSET}$	= 620 V max.
$I_{O+/-}$ (typ.)	= 0.36 A/0.7 A
$V_{OUT}$	= 10 V - 17.5 V
Delay Matching	= 60 ns max.
$t_f/t_r$ (typ.)	= 24 ns/48 ns

#### Package

DSO-14  
DSO-8



#### Potential applications


- Motor drives, General purpose inverters
- Refrigeration compressors, home appliance
- Half-bridge and full-bridge converters in offline AC-DC power supplies for telecom and lighting

#### Product validation

Qualified for industrial applications according to the relevant tests of JEDEC47/20/22.

#### Description

The 2ED05 is a 600-V half-bridge gate driver family. Its Infineon thin-film-SOI technology provides excellent ruggedness and noise immunity. The Schmitt trigger logic inputs are compatible with standard CMOS or LSTTL logic down to 3.3 V. The output drivers features a high pulse current buffer stage designed for minimum driver cross-conduction. The floating channel can be used to drive an N-channel power MOSFET or IGBT in the high side configuration which operates up to 600 V. Additionally, the offline clamping function provides an inherent protection of the parasitic turn-on by floating gate conditions when IC is not supplied.



**Figure 1** Typical application diagram

Ordering information

Sales Name	Special function	output current	Target transistor	typ. LS UVLO-thresholds	Bootstrap diode	Package	Evaluation board
<a href="#">2EDL05I06PF</a> <a href="#">2EDL05I06PJ</a>	deadtime, interlock	0.5 A	IGBT	12.5 V / 11.6 V	Yes	DSO-8 DSO-14	<a href="#">EVAL-2EDL05I06PF</a>
<a href="#">2EDL05I06BF</a>	–		MOSFET	9.1 V / 8.3 V		DSO-8	
<a href="#">2EDL05N06PF</a> <a href="#">2EDL05N06PJ</a>	deadtime, interlock	DSO-8 DSO-14					

Table of contents

**Features ..... 1**

**Product summary ..... 1**

**Package..... 1**

**Potential applications ..... 1**

**Product validation ..... 1**

**Description ..... 1**

**Ordering information ..... 2**

**Table of contents ..... 2**

**1 Block diagram..... 3**

**2 Lead definitions ..... 3**

**3 Functional description ..... 4**

3.1 Low Side and High Side Control Pins (LIN, HIN).....4

3.1.1 Input voltage range .....4

3.1.2 Switching levels.....4

3.1.3 Input filter time .....4

3.2 VDD and GND .....4

3.3 VB and VS (High Side Supplies).....5

3.4 LO and HO (Low and High Side Outputs) .....5

3.5 Undervoltage lockout (UVLO) .....5

3.6 Bootstrap diode.....5

3.7 Deadtime and interlock function.....6

3.8 Tolerant to negative transient voltage on VS pin (-VS) .....6

**4 Electrical parameters ..... 9**

4.1 Absolute maximum ratings.....9

4.2 Required operation conditions.....10

4.3 Operating Range.....10

4.4 Static logic function table .....11

4.5 Static parameters.....11

4.6 Dynamic parameters.....13

**5 Timing diagrams .....14**


**6 Package information .....17**

**7 Qualification information.....19**

**8 Related products.....19**

**Revision history.....20**

# 1 Block diagram




**Figure 2** Functional block diagram

# 2 Lead definitions

**Table 1** 2EDL05 family lead definitions

Pin no.	Name	Function
1	VDD	Low-side and logic supply voltage
2	HIN	Logic input for high-side gate driver output (HO), in phase. Schmitt trigger inputs with hysteresis and pull down
3	LIN	Logic input for low-side gate driver output (LO), in phase. Schmitt trigger inputs with hysteresis and pull down
4	GND	Low-side gate drive return
5	LO	Low-side driver output
6	VS	High voltage floating supply return
7	HO	High-side driver output
8	VB	High-side gate drive floating supply



**Figure 3** 2EDL05 family lead assignments (top view)

### 3 Functional description

#### 3.1 Low Side and High Side Control Pins (LIN, HIN)

##### 3.1.1 Input voltage range

All input pins have the capability to process input voltages up to the supply voltage of the IC. The inputs are therefore internally clamped to VDD and GND by diodes. An internal pull-down resistor is high ohmic, so that it can keep the IC in a safe state in case of PCB crack.

##### 3.1.2 Switching levels

The Schmitt trigger input threshold is such to guarantee LSTTL and CMOS compatibility down to 3.3 V controller outputs. The input Schmitt trigger and noise filter provide beneficial noise rejection to short input pulses according to Figure 4 and Figure 5. Please note, that the switching levels of the input structures remain constant even though they can accept amplitudes up to the IC supply level.




Figure 4 Input pin structure

##### 3.1.3 Input filter time




Figure 5 Input filter timing diagram

Short pulses are suppressed by means of an input filter. All IC, which have undervoltage lockout (UVLO) thresholds for MOSFET, have an input filter time of  $t_{FILIN} = 75 \text{ ns typ. and } 150 \text{ ns max.}$  All IC having UVLO thresholds for IGBT have filter times of  $t_{FILIN} = 150 \text{ ns min and } 200 \text{ ns typ.}$

### 3.2 VDD and GND

VDD is the low side supply and it provides power to both the input logic and the low side output power stage. The input logic is referenced to GND ground as well as the under-voltage detection circuit. Output power stage is also referenced to GND ground.

The undervoltage lockout circuit enables the device to operate at power on when a typical supply voltage higher than  $V_{DDUV+}$  is present. Please see section 3.5 “Undervoltage lockout” for further information.

A filter time of typ.  $1.8\mu\text{s}^1$  helps to suppress noise from the UVLO circuit, so that negative going voltage spikes at the supply pins will avoid parasitic UVLO events.

### 3.3 VB and VS (High Side Supplies)

VB to VS is the high side supply voltage. The high side circuit can float with respect to GND following the external high side power device emitter/source voltage. Due to the low power consumption, the floating driver stage can be supplied by bootstrap topology connected to VDD. A filter time of typ.  $1.8\mu\text{s}^1$  helps to suppress noise from the UVLO circuit, so that negative going voltage spikes at the supply pins will avoid parasitic UVLO events.

The under-voltage circuit enables the device to operate at power on when a typical supply voltage higher than  $V_{DDUV+}$  is present. Please see section 3.5 “Undervoltage lockout” for further information. Details on bootstrap supply section and transient immunity can be found in application note [EiceDRIVER™ 2EDL family: Technical description](#).

### 3.4 LO and HO (Low and High Side Outputs)

Low side and high side power outputs are specifically designed for pulse operation such as gate drive for IGBT and MOSFET devices. Low side output is state triggered by the respective input, while high side output is edge triggered by the respective input. In particular, after an undervoltage condition of the VBS supply, a new turn-on signal (edge) is necessary to activate the high side output. In contrast, the low side outputs switch to the state of their respective inputs after an undervoltage condition of the VDD supply.

The output current specification  $I_{O+}$  and  $I_{O-}$  is defined in a way, which considers the power transistors miller voltage. This helps to design the gate drive better in terms of the application needs. Nevertheless, the devices are also characterised for the value of the pulse short circuit value  $I_{Opk+}$  and  $I_{Opk-}$ .

### 3.5 Undervoltage lockout (UVLO)

Two different UVLO options are required for IGBT and MOSFET. The types 2EDL05I06Px and 2EDL05I06BF are designed to drive IGBT. There are higher levels of undervoltage lockout for the low side UVLO than for the high side. This supports an improved start up of the IC, when bootstrapping is used. The thresholds for the low side are typically  $V_{DDUV+} = 12.5\text{ V}$  (positive going) and  $V_{DDUV-} = 11.6\text{ V}$  (negative going). The thresholds for the high side are typically  $V_{BSUV+} = 11.6\text{ V}$  (positive going) and  $V_{BSUV-} = 10.7\text{ V}$  (negative going).

The types 2EDL05N06Px are designed to drive power MOSFET. A similar distinction for the high side and low side UVLO threshold as for IGBT is not realised here. The IC shuts down all the gate drivers power outputs, when the supply voltage is below typ.  $V_{DDUV-} = 8.3\text{ V}$  (min. / max. =  $7.5\text{ V} / 9\text{ V}$ ). The turn-on threshold is typ.  $V_{DDUV+} = 9.1\text{ V}$  (min. / max. =  $8.3\text{ V} / 9.9\text{ V}$ ).

### 3.6 Bootstrap diode

An ultra fast bootstrap diode is monolithically integrated for establishing the high side supply. The differential resistor of the diode helps to avoid extremely high inrush currents when charging the bootstrap capacitor initially.

<sup>1</sup> Not subject of production test, verified by characterisation

### 3.7 Deadtime and interlock function


The IC provides a hardware fixed deadtime. The deadtime is different for the two MOSFET types (2EDL05N06Px) and for the two IGBT types (2EDL05I06Px). The deadtimes are particularly typ. 380 ns for IGBT and typ. 75 ns for MOSFET. An additional interlock function prevents the two outputs from being activated simultaneously.

The part 2EDL05I06BF does not have the deadtime feature and also not the interlock function. Here, the two outputs can be activated simultaneously.


### 3.8 Tolerant to negative transient voltage on VS pin (-VS)

A common problem in today's high-power switching converters is the transient response of the switch node's voltage as the power switches transition on and off quickly while carrying a large current. A typical three phase inverter circuit is shown in Figure 6; here we define the power switches and diodes of the inverter.


If the high-side switch (e.g., the IGBT Q1 in Figures 7 and 8) switches off, while the U phase current is flowing to an inductive load, a current commutation occurs from high-side switch (Q1) to the diode (D2) in parallel with the low-side switch of the same inverter leg. At the same instance, the voltage node  $V_{S1}$ , swings from the positive DC bus voltage to the negative DC bus voltage.



**Figure 6 Three phase inverter**



**Figure 7 Q1 conducting**



**Figure 8 D2 conducting**

Also when the V phase current flows from the inductive load back to the inverter (see Figures 9 and 10), and Q4 IGBT switches on, the current commutation occurs from D3 to Q4. At the same instance, the voltage node,  $V_{S2}$ , swings from the positive DC bus voltage to the negative DC bus voltage.




Figure 9 D3 conducting




Figure 10 Q4 conducting

However, in a real inverter circuit the  $V_s$  voltage swing does not stop at the level of the negative DC bus but instead swings below the level of the negative DC bus. This undershoot voltage is called “negative transient voltage”.

The circuit shown in Figure 11 depicts one leg of the three phase inverter; Figures 12 and 13 show a simplified illustration of the commutation of the current between Q1 and D2. The parasitic inductances in the power circuit from the die bonding to the PCB tracks are lumped together in  $L_c$  and  $L_e$  for each IGBT. When the high-side switch is on,  $V_{s1}$  is below the DC+ voltage by the voltage drops associated with the power switch and the parasitic elements of the circuit. When the high-side power switch turns off, the load current momentarily flows in the low-side freewheeling diode due to the inductive load connected to  $V_{s1}$  (the load is not shown in these figures). This current flows from the DC- bus (which is connected to the COM pin of the HVIC) to the load and a negative voltage between  $V_{s1}$  and the DC- Bus is induced (i.e., the COM pin of the HVIC is at a higher potential than the  $V_S$  pin).




Figure 11 Parasitic Elements




Figure 12 VS positive




Figure 13 VS negative

In a typical motor drive system,  $dV/dt$  is typically designed to be in the range of 3-5 V/ns. The negative  $V_s$  transient voltage can exceed this range during some events such as short circuit and over-current shutdown, when  $di/dt$  is greater than in normal operation.

Infineon’s HVICs have been designed for the robustness required in many of today’s demanding applications. An indication of the 2EDL05 family’s robustness can be seen in Figure 14, where the 2EDL05 Safe Operating Area is shown at  $V_{BS}=15$  V based on repetitive negative  $V_s$  spikes. A negative transient voltage falling in the grey area

(outside SOA) may lead to IC permanent damage; viceversa unwanted functional anomalies or permanent damage to the IC do not appear if negative VS transients fall inside the SOA.




Figure 14 Negative transient voltage SOA on VS pin for 2EDL05 family @ VBS=15 V

Even though the 2EDL05 family has been shown to be able to handle these large negative transient voltage conditions, it is highly recommended that the circuit designer always limit the negative transient voltage on VS pin as much as possible by careful PCB layout and component use.



## 4 Electrical parameters

### 4.1 Absolute maximum ratings

All voltages are absolute voltages referenced to  $V_{GND}$  -potential unless otherwise specified. ( $T_a=25^\circ\text{C}$ ).

**Table 2 Absolute maximum ratings**

Parameter	Symbol	Min.	Max.	Unit	
High side offset voltage <sup>1</sup>	$V_S$	$V_{DD}-V_{BS}-6$	600	V	
High side offset voltage ( $t_p<300\text{ns}$ ) <sup>1</sup>		$V_{DD}-V_{BS}-100$	–		
High side offset voltage <sup>1</sup>	$V_B$	$V_{DD}-6$	620		
High side offset voltage ( $t_p<300\text{ns}$ ) <sup>1</sup>		$V_{DD}-100$	–		
High side floating supply voltage ( $V_B$ vs. $V_S$ ) (internally clamped)	$V_{BS}$	-1	20		
High side output voltage ( $V_{HO}$ vs. $V_S$ )	$V_{HO}$	-0.5	$V_B + 0.5$		
Low side supply voltage (internally clamped)	$V_{DD}$	-1	20		
Low side output voltage ( $V_{LO}$ vs. $V_{GND}$ )	$V_{LO}$	-0.5	$V_{GND} + 0.5$		
Input voltage LIN,HIN	$V_{IN}$	-0.5	$V_{DD} + 0.5$		
Power dissipation (to package) <sup>2</sup>	$P_D$	DSO8	–	0.6	W
		DSO14	–	0.85	
Thermal resistance (junction to ambient, see section 6)	$R_{th(j-a)}$	DSO8	–	195	K/W
		DSO14	–	139	
Junction temperature <sup>3</sup>	$T_J$	–	150	°C	
Storage temperature	$T_S$	- 40	150		
offset voltage slew rate <sup>4</sup>	$dV_S/dt$	–	50	V/ns	

<sup>1</sup> In case  $V_{DD} > V_B$  there is an additional power dissipation in the internal bootstrap diode between pins VDD and VB in case of activated bootstrap diode. Insensitivity of bridge output to negative transient voltage up to -100V is not subject to production test – verified by design / characterization.

<sup>2</sup> Consistent power dissipation of all outputs. All parameters are inside operating range.

<sup>3</sup> Qualification stress tests cover a max. junction temperature of 150°C for 1000 h.

<sup>4</sup> Not subject of production test, verified by characterisation.

## 4.2 Required operation conditions

All voltages are absolute voltages referenced to  $V_{GND}$ -potential unless otherwise specified. ( $T_a=25^\circ\text{C}$ ).

**Table 3 Required Operation Conditions**

Parameter	Symbol	Min.	Max.	Unit
High side offset voltage <sup>1</sup>	$V_B$	7	620	V
Low side supply voltage (internally clamped)	$V_{DD}$	10	20	

## 4.3 Operating Range

All voltages are absolute voltages referenced to  $V_{GND}$ -potential unless otherwise specified. ( $T_a=25^\circ\text{C}$ )

**Table 4 Operating range**

Parameter		Symbol	Min.	Max.	Unit
High side floating supply offset voltage		$V_S$	$V_{DD} - V_{BS}$ -1	500	V
High side floating supply offset voltage ( $V_B$ vs. $V_{DD}$ , statically)		$V_{BDD}$	-1.0	500	
High side floating supply voltage ( $V_B$ vs. $V_S$ ) <sup>1</sup>	IGBT-Types	$V_{BS}$	13	17.5	
	MOSFET-Types		10	17.5	
High side output voltage ( $V_{HO}$ vs. $V_S$ )		$V_{HO}$	0	$V_{BS}$	
Low side output voltage ( $V_{LO}$ vs. $V_{GND}$ )		$V_{LO}$	0	$V_{DD}$	
Low side supply voltage	IGBT-Types	$V_{DD}$	13	17.5	
	MOSFET-Types		10	17.5	
Logic input voltages LIN,HIN <sup>2</sup>		$V_{IN}$	0	17.5	
Pulse width for ON or OFF <sup>3</sup>	IGBT-Types	$t_{IN}$	0.8	-	$\mu\text{s}$
	MOSFET-Types		0.3	-	
Ambient temperature		$T_a$	-40	125	$^\circ\text{C}$
Thermal coefficient (junction to top, see section 6)	DSO8	$\Psi_{th(j-top)}$	-	8.0	K/W
	DSO14		-	6.0	

<sup>1</sup> Logic operational for  $V_B$  ( $V_B$  vs.  $V_{GND}$ ) > 7.0 V.

<sup>2</sup> All input pins (HIN, LIN) are internally clamped (see abs. maximum ratings).

<sup>3</sup> The input pulse may not be transmitted properly in case of input pulse width at LIN and HIN below 0.8 $\mu\text{s}$  (IGBT types) or 0.3  $\mu\text{s}$  (MOSFET) respectively.

#### 4.4 Static logic function table

VDD	VBS	LO	HO
<V <sub>DDUV-</sub>	X	0	0
15V	<V <sub>B SUV-</sub>	LIN	0
15V	15V	LIN	HIN

all voltages with reference to GND

#### 4.5 Static parameters

V<sub>DD</sub> = V<sub>BS</sub> = 15V unless otherwise specified. (T<sub>a</sub>=25°C).

**Table 5 Static parameters**

Parameter	Symbol	Values			Unit	Test condition
		Min.	Typ.	Max.		
High level input voltage	V <sub>IH</sub>	1.7	2.1	2.4	V	
Low level input voltage	V <sub>IL</sub>	0.7	0.9	1.1		
High level output voltage	LO HO	V <sub>OH</sub>	V <sub>DD</sub> -0.45 V <sub>B</sub> -0.45	V <sub>DD</sub> -1 V <sub>B</sub> -1		I <sub>O</sub> = -20 mA
Low level output voltage	LO HO	V <sub>OL</sub>	V <sub>GND</sub> +0.13 V <sub>S</sub> +0.13	V <sub>GND</sub> +0.3 V <sub>S</sub> +0.3		I <sub>O</sub> = 20 mA
V <sub>DD</sub> supply undervoltage positive going threshold	IGBT-types	V <sub>DDUV+</sub>	11.8	12.5	13.2	
	MOSFET types		8.3	9.1	9.9	
V <sub>BS</sub> supply undervoltage positive going threshold	IGBT-types	V <sub>B SUV+</sub>	10.9	11.6	12.4	
	MOSFET types		8.3	9.1	9.9	
V <sub>DD</sub> supply undervoltage negative going threshold	IGBT-types	V <sub>DDUV-</sub>	10.9	11.6	12.4	
	MOSFET types		7.5	8.3	9	
V <sub>BS</sub> supply undervoltage negative going threshold	IGBT-types	V <sub>B SUV-</sub>	10	10.7	11.7	
	MOSFET types		7.5	8.3	9	
V <sub>DD</sub> and V <sub>BS</sub> supply UVLO hysteresis	IGBT-types	V <sub>DDUVH</sub>	0.5	0.9	-	
	MOSFET types	V <sub>B SUVH</sub>	0.5	0.9	-	
High side leakage current betw. VS and GND	I <sub>LVS+</sub>	-	1	12.5	µA	V <sub>S</sub> = 600V
High side leakage current betw. VS and GND	I <sub>LVS</sub> <sup>1</sup>	-	10	-		T <sub>J</sub> = 125 °C, V <sub>S</sub> = 600 V
Quiescent current V <sub>BS</sub> supply (VB only)	I <sub>QBS1</sub>	-	170	300		HO = low depending on current types
Quiescent current V <sub>BS</sub> supply (VB only)	I <sub>QBS2</sub>	-	170	300		HO = high depending on current types
Quiescent current VDD supply (VDD only)	I <sub>QDD1</sub>	-	0.3	0.6	mA	V <sub>LIN</sub> = float.
Quiescent current VDD supply (VDD only)	I <sub>QDD2</sub>	-	0.28	0.6		V <sub>LIN</sub> = 3.3 V, V <sub>HIN</sub> =0

<sup>1</sup> Not subject of production test, verified by characterisation

Table 5 Static parameters

Parameter	Symbol	Values			Unit	Test condition
		Min.	Typ.	Max.		
Quiescent current VDD supply (VDD only)	$I_{QDD3}$	–	0.28	0.6		$V_{LIN}=0$ , $V_{HIN}=3.3$ V
Input bias current	$I_{LIN+}$	15	35	60	$\mu$ A	$V_{LIN} = 3.3$ V
Input bias current	$I_{LIN-}$	–	0	–		$V_{LIN} = 0$
Input bias current	$I_{HIN+}$	15	35	60		$V_{HIN} = 3.3$ V
Input bias current	$I_{HIN-}$	–	0	–		$V_{HIN} = 0$
Mean output current for load capacity charging in range from 3 V (20%) to 6 V (40%)	$I_{O+}$	0.18	0.23	–	A	$C_L = 22$ nF
Peak output current turn on (single pulse)	$I_{Opk+}^1$	–	0.36	–		$R_L = 0 \Omega$ , $t_p < 10 \mu$ s
Mean output current for load capacity discharging in range from 12 V (80%) to 9 V (60%)	$I_{O-}$	0.39	0.48	–		$C_L = 22$ nF
Peak output current turn off (single pulse)	$I_{Opk-}^1$	–	0.70	–		$R_L = 0 \Omega$ , $t_p < 10 \mu$ s
Bootstrap diode forward voltage between VDD and VB	$V_{F,BSD}$	–	1.0	1.2	V	$I_F = 0.3$ mA
Bootstrap diode forward current between VDD and VB	$I_{F,BSD}$	30	55	–	mA	$V_{DD} - V_B = 4$ V
Bootstrap diode resistance	$R_{BSD}$	20	36	54	$\Omega$	$V_{F1} = 4$ V, $V_{F2} = 5$ V

<sup>1</sup> Not subject of production test, verified by characterisation

### 4.6 Dynamic parameters

$V_{DD} = V_{BS} = 15\text{ V}$ ,  $V_S = V_{GND}$ ,  $C_L = 180\text{ pF}$  unless otherwise specified. ( $T_a = 25^\circ\text{C}$ ).

**Table 6 Dynamic parameters**

Parameter		Symbol	Values			Unit	Test condition	
			Min.	Typ.	Max.			
Turn-on propagation delay	IGBT types	$t_{on}$	280	420	610	ns	$V_{LIN/HIN} = 0$ or $3.3\text{ V}$	
	MOSFET types		210	310	460			
Turn-off propagation delay	IGBT types	$t_{off}$	260	400	590			
	MOSFET types		200	300	440			
Turn-on rise time		$t_r$	-	48	80		ns	$V_{LIN/HIN} = 0$ or $3.3\text{ V}$ $C_L = 1\text{ nF}$
Turn-off fall time		$t_f$	-	24	40			
Input filter time at LIN/HIN for turn on and off	IGBT types	$t_{FILIN}$	120	192	-		ns	$V_{LIN/HIN} = 0$ & $3.3\text{ V}$
	MOSFET types HIN LIN		50	100	170			
			100	150	250			
Dead time (not for 2EDL05I06BF)	IGBT types	DT	260	380	540	ns	$V_{LIN/HIN} = 0$ & $3.3\text{ V}$	
	MOSFET types		30	75	140			
Dead time matching abs(DT_LH - DT_HL) for single IC (not for 2EDL05I06BF)	IGBT types	MDT	-	10	80		ns	ext. dead time 0ns
	MOSFET types		-	10	50			
Matching delay ON, abs(ton_HS - ton_LS)		MT <sub>ON</sub>	-	10	60		ns	external dead time > 500 ns
Matching delay OFF, abs(toff_HS - toff_LS)		MT <sub>OFF</sub>	-	10	60			external dead time > 500 ns
Output pulse width matching. $PW_{in} - PW_{out}$	IGBT types	PM	-	20	80			ns
	MOSFET types		-	20	70			

## 5 Timing diagrams




Figure 15 Timing of short pulse suppression




Figure 16 Timing of internal deadtime




Figure 17 Input to output propagation delay times and switching times definition




Figure 18 Operating areas (IGBT UVLO levels)




Figure 19 Operating areas (MOSFET UVLO levels)




Figure 20 Output pulse width timing and matching delay timing diagram for positive logic




Figure 21 Deadtime and interlock



## 6 Package information




Figure 22 Package outline PG-DSO-8




Figure 23 PCB reference layout  
left: Reference layout  
right: detail of footprint

The thermal coefficient is used to calculate the junction temperature, when the IC surface temperature is measured. The junction temperature is

$$T_j = \Psi_{th(j-top)} \cdot P_d + T_{top}$$

Table 7 Data of reference layout

Dimensions	Material	Metal (Copper)
76.2 × 114.3 × 1.5 mm <sup>3</sup>	FR4 ( $\lambda_{therm} = 0.3 \text{ W/mK}$ )	70μm ( $\lambda_{therm} = 388 \text{ W/mK}$ )




Figure 24 Package outline PG-DSO-14




Figure 25 PCB reference layout (according to JEDEC 1s0P)  
left: Reference layout  
right: detail of footprint

The thermal coefficient is used to calculate the junction temperature, when the IC surface temperature is measured. The junction temperature is

$$T_j = \Psi_{th(j-top)} \cdot P_d + T_{top}$$

Table 8 Data of reference layout

Dimensions	Material	Metal (Copper)
76.2 × 114.3 × 1.5 mm <sup>3</sup>	FR4 ( $\lambda_{therm} = 0.3$ W/mK)	70μm ( $\lambda_{therm} = 388$ W/mK)

## 7 Qualification information<sup>1</sup>

**Table 9 Qualification information**

Qualification level		Industrial <sup>2</sup>	
		Note: This family of ICs has passed JEDEC's Industrial qualification. Consumer qualification level is granted by extension of the higher Industrial level.	
Moisture sensitivity level		DSO-8/-14	MSL <sup>3</sup> , 260°C (per IPC/JEDEC J-STD-020)
ESD	Charged device model	Class C3 (> 1.0 kV) (per JESD22-C101)	
	Human body model	Class 2 (per JEDEC standard JESD22-A114)	
IC latch-up test		Class II Level A (per JESD78)	
RoHS compliant		Yes	

## 8 Related products

**Table 10**

Product	Description
<b>Gate Driver ICs</b>	
<a href="#">6EDL04I06 / 6EDL04N06</a>	600 V, 3 phase level shift thin-film SOI gate driver with integrated high speed, low $R_{DS(ON)}$ bootstrap diodes with over-current protection (OCP), 240/420 mA source/sink current drive, Fault reporting, and Enable for MOSFET or IGBT switches.
<a href="#">2EDL23I06 / 2EDL23N06</a>	600 V, Half-bridge thin-film SOI level shift gate driver with integrated high speed, low $R_{DS(ON)}$ bootstrap diode, with over-current protection (OCP), 2.3/2.8 A source/sink current driver, and one pin Enable/Fault function for MOSFET or IGBT switches.
<b>Power Switches</b>	
<a href="#">IKD04N60R / RE</a>	600 V TRENCHSTOP™ IGBT with integrated diode in PG-TO252-3 package
<a href="#">IKD06N65ET6</a>	650 V TRENCHSTOP™ IGBT with integrated diode in DPAK
<a href="#">IPD65R950CFD</a>	650 V CoolMOS CFD2 with integrated fast body diode in DPAK
<a href="#">IPN50R950CE</a>	500 V CoolMOS CE Superjunction MOSFET in PG-SOT223 package
<b>iMOTION™ Controllers</b>	
<a href="#">IRMCK099</a>	iMOTION™ Motor control IC for variable speed drives utilizing sensor-less Field Oriented Control (FOC) for Permanent Magnet Synchronous Motors (PMSM).
<a href="#">IMC101T</a>	High performance Motor Control IC for variable speed drives based on field oriented control (FOC) of permanent magnet synchronous motors (PMSM).

<sup>1</sup> Qualification standards can be found at Infineon's web site [www.infineon.com](http://www.infineon.com)

<sup>2</sup> Higher qualification ratings may be available should the user have such requirements. Please contact your Infineon sales representative for further information.

<sup>3</sup> Higher MSL ratings may be available for the specific package types listed here. Please contact your Infineon sales representative for further information.

## Revision history

Document version	Date of release	Description of changes
0.85	2013-04-16	Change term VCC in VDD
2.6	2016-06-01	Update maximum Ta from 95°C to 105°C in Table 3
2.7	2016-08-18	Updated disclaimer, trademarks. Updated parameter V <sub>HO</sub>
2.8	2018-11-19	Updated ESD HBM information
2.9	2019-01-24	Updated Chapter 3.8 Tolerant to negative transient voltage on VS pin
3.0	2020-07-07	IC latch-up test per JESD78
3.1	2021-04-29	Deleted the items 4 /5 of the static logic function table on page 11
3.2	2021-07-19	Modified ambient temperature max. rating in Table 4, page 10
3.3	2022-05-12	Remove $I_{F,BSD}$ maximum limit