

## **Description**

The F2270 is a 75 $\Omega$ , low insertion loss voltage variable RF attenuator (VVA) designed for a multitude of wireless and other RF applications. This device covers a broad frequency range from 5MHz to 3000MHz. In addition to providing low insertion loss, the F2270 provides excellent linearity performance over its entire attenuation range.

The F2270 uses a positive supply voltage of 3.3V or 5V. Other features include a V<sub>MODE</sub> pin allowing either a positive or negative voltage control slope versus attenuation and multi-directional operation where the RF input can be applied to either the RF1 or RF2 pins. The attenuation control voltage range is from 0V to 5V using either a 3.3V or 5V power supply.

## Competitive Advantage

The F2270 provides extremely low insertion loss and superb IP3, IP2, return loss performance, and slope linearity across the control range. Compared to the previous state-of-the-art for silicon VVAs, this device provides superior performance:

- Operation down to 5MHz
- **Insertion loss at 300MHz of 1.1dB**
- Typical attenuation slope: 10dB/Volt
- Minimum OIP3 (maximum attenuation): +35dBm
- Minimum IIP2 (maximum attenuation, > 35MHz): +85dBm

## Typical Applications

- CATV/Broadband Applications
	- Headend
	- **Fiber/HFC Distribution Nodes**
- CATV Test Equipment

#### Features

- **Figuency range: 5MHz to 3000MHz**
- Low insertion loss: 1.1dB at 300MHz
- Typical/Minimum IIP3 ≥ 50MHz: 62dBm / 46dBm
- Typical/Minimum IIP2 ≥ 50MHz: 98dBm / 77dBm
- Up to 35dB attenuation range
- Attenuation slope versus V<sub>CTRL</sub>: 10dB/Volt
- Bi-directional RF ports
- $+36$ dBm input P1dB
- $\blacksquare$  V<sub>MODE</sub> pin allows either positive or negative attenuation control response
- Linear-in-dB attenuation characteristic
- Nominal supply voltage: 3.3V or 5V
- $\blacksquare$  V<sub>CTRL</sub> range: 0V to 5V using 3.3V or 5V supply
- -40°C to +105°C operating temperature range
- $3 \times 3$  mm, 16-VFQFPN package

## Block Diagram

#### Figure 1. Block Diagram



## Pin Assignments

Figure 2. Pin Assignments for 3 x 3 x 0.9 mm 16-VFQFPN Package – Top View



## Pin Descriptions

#### Table 1. Pin Descriptions



## <span id="page-3-0"></span>Absolute Maximum Ratings

Stresses above those listed below may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### Table 2. Absolute Maximum Ratings



## <span id="page-4-0"></span>Recommended Operating Conditions

#### Table 3. Recommended Operating Conditions



<span id="page-4-1"></span>[a] The power supply voltage must be applied before all other voltages.

<span id="page-4-2"></span>



## Electrical Characteristics

#### Table 4. Electrical Characteristics (General)

Refer to the application circuit i[n Figure 60](#page-22-0) for the required circuit and use L1 = L2 = 0 $\Omega$ . The specifications in this table apply at V<sub>DD</sub> = +5.0V,  $T_{EP} = +25^{\circ}$ C,  $T_{RF} = 500$ MHz,  $Z_s = Z_L = 75\Omega$ , signal applied to RF1, minimum attenuation, P<sub>IN</sub> = 0dBm for small signal parameters, P<sub>IN</sub> = +20dBm per tone for two tone tests, V<sub>MODE</sub> is LOW or HIGH, and Evaluation Board (EVKit) trace and connector losses are de-embedded, unless otherwise noted.



[a] Specifications in the minimum/maximum columns that are shown in *bold italics* are guaranteed by test. Specifications in these columns that are not shown in bold italics are guaranteed by design characterization.

## Electrical Characteristics (continued)

#### Table 5. Electrical Characteristics (No External RF Tuning)

Refer to the application circuit i[n Figure 60](#page-22-0) for the required circuit and use L1 = L2 = 0 $\Omega$ . The specifications in this table apply at V<sub>DD</sub> = +5.0V,  $T_{EP} = +25^{\circ}$ C,  $f_{RF} = 500$ MHz,  $Z_s = Z_l = 75\Omega$ , signal applied to RF1, minimum attenuation,  $P_{IN} = 0$ dBm for small signal parameters,  $P_{IN} = +20$ dBm per tone for two tone tests, V<sub>MODE</sub> is LOW or HIGH, and Evaluation Board (EVKit) trace and connector losses are de-embedded, unless otherwise noted.



<span id="page-6-0"></span>[a] Specifications in the minimum/maximum columns that are shown in *bold italics* are guaranteed by test. Specifications in these columns that are not shown in bold italics are guaranteed by design characterization.

<span id="page-6-2"></span>[b] The input 1dB compression point is a linearity figure of merit. Refer to the ["Absolute Maximum Ratings"](#page-3-0) section for the maximum RF input power.

<span id="page-6-1"></span>[c] This value is for part to part variation at the given voltage.

## Electrical Characteristics (continued)

#### Table 6. Electrical Characteristics – Extended Bandwidth Tuning (EBT) using external components

Refer to the application circuit in [Figure 60](#page-22-0) for the required circuit and use L1 = 2.4nH and L2 = 2.8nH. The specifications in this table apply at  $V_{DD}$  = +5.0V,  $T_{EP}$  = +25°C,  $f_{RF}$  = 500MHz,  $Z_s$  =  $Z_L$  = 75 $\Omega$ , signal applied to RF1, minimum attenuation,  $P_{IN}$  = 0dBm for small signal parameters,  $P_{IN}$  = +20dBm per tone for two tone tests,  $V_{MODE}$  is LOW or HIGH, and Evaluation Board (EVKit) trace and connector losses are de-embedded, unless otherwise noted.



[a] Specifications in the minimum/maximum columns that are shown in *bold italics* are guaranteed by test. Specifications in these columns that are not shown in bold italics are guaranteed by design characterization.

<span id="page-7-1"></span>[b] The input 1dB compression point is a linearity figure of merit. Refer to t the ["Absolute Maximum Ratings"](#page-3-0) section for the maximum RF input power.

<span id="page-7-0"></span>[c] This value is for part to part variation at the given voltage.

## Thermal Characteristics

#### Table 7. Package Thermal Characteristics



## Typical Operating Conditions (TOCs)

Unless otherwise noted:

- $V_{DD} = +5.0V$
- $Z_S = Z_L = 75\Omega$
- $\blacksquare$  T<sub>FP</sub> = +25°C
- RF trace and connector losses removed for insertion loss and attenuation results. All other results include the PCB trace and connector losses and mismatched effects.
- $\blacksquare$  P<sub>IN</sub> = 0dBm for all small signal tests
	- $\blacksquare$  P<sub>IN</sub> = +20dBm/tone for two tone linearity tests (RF1 port driven)
- Two tone frequency spacing
	- 1MHz for 5MHz  $\leq f_{RF}$  < 50MHz
	- 5MHz for 50MHz  $\leq$  f<sub>RF</sub> < 500MHz
	- 50MHz for 500MHz  $\le$  f<sub>RF</sub> < 3500MHz
- All temperatures are referenced to the exposed paddle.
- Extended band tuning uses  $L1 = 2.4$ nH and  $L2 = 2.8$ nH to improve RF1 and RF2 port match.

Figure 4. Insertion Loss vs. Frequency  $[V_{MODE} = LOW]$ 







Figure 8. RF2 Return Loss vs. Frequency  $[V_{MODE} = LOW]$ 



Figure 5. Relative Insertion Loss vs. VCTRL  $[V_{MODE} = LOW]$ 







Figure 9. RF2 Return Loss vs.  $V_{\text{CTRL}}$ 



Figure 10. Relative Insertion Phase vs.



Figure 12. Insertion Loss vs. Frequency Figure 13. Attenuation Slope vs. VCTRL



Figure 11. Relative Insertion Phase vs. VCTRL







Figure 14. Insertion Loss vs. Frequency







Figure 18. RF2 Return Loss vs. Frequency  $[V_{MODE} = HIGH]$ 



Figure 15. Relative Insertion Loss vs. VCTRL  $[V_{MODE} = HIGH]$ 







Figure 19. RF2 Return Loss vs.  $V_{\text{CTRL}}$ 



 $0.0$ 

 $0.5$ 

 $1.0$ 

 $1.5$ 

**Frequency (GHz)** 

 $2.0$ 

 $2.5$ 

3.0

 $3.5$ 



Figure 21. Relative Insertion Phase vs. VCTRL  $[V_{MODE} = HIGH]$ 















Figure 27. Input IP3 vs. VCTRL



Figure 24. Input IP3 vs. VCTRL



Figure 26. Input IP3 vs. VCTRL











Figure 31. Compression vs. Input Power  $[100MHz, V_{MODE} = LOW, V_{CTRL} = 0V]$ 



Figure 33. Compression vs. Input Power  $[1.2GHz, V_{MODE} = LOW, V_{CTRL} = OV]$ 







**Input Power (dBm)** 



Figure 34. Compression vs. Input Power  $[1.2GHz, V_{MODE} = HIGH, V_{CTRL} = 5V]$ 



Figure 30. Compression vs. Input Power

Figure 35. Insertion Loss vs. Frequency













Figure 36. Relative Insertion Loss vs. VCTRL  $[V_{MODE} = LOW]$ 







Figure 40. RF2 Return Loss vs.  $V_{\text{CTRL}}$ 



![](_page_16_Figure_2.jpeg)

![](_page_16_Figure_3.jpeg)

![](_page_16_Figure_4.jpeg)

![](_page_16_Figure_5.jpeg)

![](_page_16_Figure_6.jpeg)

![](_page_16_Figure_7.jpeg)

![](_page_16_Figure_8.jpeg)

Figure 42. Relative Insertion Phase vs. VCTRL

![](_page_16_Figure_10.jpeg)

Figure 44. Attenuation Slope vs. VCTRL

![](_page_16_Figure_12.jpeg)

Figure 46. Insertion Loss vs. Frequency

![](_page_17_Figure_3.jpeg)

![](_page_17_Figure_4.jpeg)

![](_page_17_Figure_5.jpeg)

Figure 50. RF2 Return Loss vs. Frequency  $[V_{MODE} = HIGH]$ 

![](_page_17_Figure_7.jpeg)

Figure 47. Relative Insertion Loss vs. VCTRL  $[V_{MODE} = HIGH]$ 

![](_page_17_Figure_9.jpeg)

![](_page_17_Figure_10.jpeg)

![](_page_17_Figure_11.jpeg)

Figure 51. RF2 Return Loss vs.  $V_{\text{CTRL}}$ 

![](_page_17_Figure_13.jpeg)

![](_page_18_Figure_2.jpeg)

![](_page_18_Figure_3.jpeg)

![](_page_18_Figure_4.jpeg)

![](_page_18_Figure_5.jpeg)

Figure 56. RF2 Return Loss vs. Frequency  $[V_{MODE} = HIGH]$ 

![](_page_18_Figure_7.jpeg)

Figure 53. Relative Insertion Phase vs. VCTRL  $[V_{MODE} = HIGH]$ 

![](_page_18_Figure_9.jpeg)

![](_page_18_Figure_10.jpeg)

![](_page_18_Figure_11.jpeg)

## <span id="page-19-0"></span>Application Information

The F2270 has been optimized for use in high performance RF applications from 5MHz to 1800MHz and has a full operating range of 5MHz to 3000MHz.

## Default Start-up

 $V_{\text{MODE}}$  should be tied to either logic LOW (ground) or logic HIGH. If the V<sub>CTRL</sub> pin is left floating, the part will power up in the minimum attenuation state when  $V_{MODE} =$  LOW or in the maximum attenuation state when  $V_{MODE} =$  HIGH.

#### **V**MODE

The V<sub>MODE</sub> pin is used to set the slope of the attenuation. The attenuation is varied by V<sub>CTRL</sub> as described in the next section. Setting V<sub>MODE</sub> to a logic LOW (HIGH) will set the attenuation slope to negative (positive). A negative (positive) slope is defined as an increased (decreased) attenuation with increasing V<sub>CTRL</sub> voltage. The Evaluation Kit provides has an on-board jumper to manually set V<sub>MODE</sub>. Install a jumper on header J7 from  $V_{\text{MONF}}$  to the pin marked Lo (Hi) to set the device for a negative (positive) slope (see [Figure 58\)](#page-21-0).

#### $V_{\text{CTRL}}$

The voltage level on the V<sub>CTRL</sub> pin is used to control the attenuation of the F2270. At V<sub>CTRL</sub> =0V, the attenuation is a minimum (maximum) in the negative (positive) slope mode. An increasing voltage on V<sub>CTRL</sub> produces an increasing (decreasing) attenuation respectively. The V<sub>CTRL</sub> pin has an on-chip pull-up ESD diode so V<sub>DD</sub> should be applied before V<sub>CTRL</sub> is applied (see ["Recommended Operating Conditions"](#page-4-0) for details). If this sequencing is not possible, then resistor R5 in the application circuit (se[e Figure 60\)](#page-22-0) should be set to 1k $\Omega$  to limit the current into the V<sub>CTRL</sub> pin.

#### RF1 and RF2 Ports

The F2270 is a bi-directional device, allowing RF1 or RF2 to be used as the RF input. RF1 has some enhanced linearity performance, and therefore should be used as the RF input, when possible, for best results. The F2270 has been designed to accept high RF input power levels; therefore,  $V_{DD}$  must be applied prior to the application of RF power to ensure reliability. DC blocking capacitors are required on the RF pins and should be set to a value that results in a low reactance over the frequency range of interest. External series inductors can be added on the RF1 and RF2 lines close to the device to improve the higher frequency match.

#### Power Supplies

The  $V_{DD}$  supply pin should be bypassed with external capacitors to minimize noise and fast transients. Supply noise can degrade performance, and fast transients can trigger ESD clamps and cause them to fail. Supply voltage changes or transients should have a slew rate smaller than 1V/20µs. In addition, all control pins should remain at 0V (+/- 0.3V) while the supply voltage ramps or while it returns to zero.

## Control Pin Interface

If control signal integrity is a concern and clean signals cannot be guaranteed due to overshoot, undershoot, or ringing, etc., then implementing the circuit shown in [Figure 57](#page-20-0) at the input of each control pin is recommended. This applies to control pins 14 (VCTRL) and 16 (VMODE) as shown in [Figure 57.](#page-20-0) Note the recommended resistor and capacitor values do not necessarily match the Evaluation Kit BOM for the case of poor control signal integrity.

## Extended Bandwidth Tuning (EBT)

There are cases where the return loss for the RF ports needs to be better than 18 dB across the frequency range. For this case, adding series inductors just next to the package on the RF ports will accomplish this. The addition of these inductors, 2.4nH on RF1 and 2.8nH on RF2, will degrade the insertion loss and return loss at frequencies above 2GHz.

## RENESAS

<span id="page-20-0"></span>Figure 57. Control Pin Interface for Signal Integrity

![](_page_20_Figure_2.jpeg)

## Evaluation Kit Pictures

<span id="page-21-0"></span>Figure 58. Evaluation Kit Top View

![](_page_21_Picture_3.jpeg)

Figure 59. Evaluation Kit Bottom View

![](_page_21_Picture_5.jpeg)

## Evaluation Kit / Applications Circuit

#### <span id="page-22-0"></span>Figure 60. Electrical Schematic

![](_page_22_Figure_3.jpeg)

![](_page_23_Picture_247.jpeg)

#### Table 8. Bill of Material (BOM)

[a] Series inductors are added on the RF port to improve the high-frequency port match (extended band). If not required then the 0Ω resistor can be used.

## Evaluation Kit Operation

Below is a basic setup procedure for configuring and testing the F2270 Evaluation Kit (EVKit).

#### Pre-Configure EVKit

This section is a guide to setting up the EVKit for testing. To configure the board for a negative attenuation slope (increasing attenuation with increasing V<sub>CTRL</sub> voltage), install a header-shunt shorting pin 2 (center pin) and pin 3 (labeled Lo) on header J7 (see [Figure 58\)](#page-21-0). For a positive slope (decreasing attenuation with increasing V<sub>CTRL</sub> voltage), this header-shunt should short pin 1 (labeled Hi) to pin 2 (center pin) on J7.

#### Power Supply Setup

Without making any connections to the EVKit, set up one fixed power supply ( $V_{\text{cc}}$ ) for 5V with a current limit of 10mA and one variable power supply  $(V_{\text{CTR}})$  set to OV with a current limit of 5mA. Disable both power supplies.

#### RF Test Setup

Set the RF test setup to the desired frequency and power ranges within the specified operating limits noted in this datasheet.

Disable the output power of all the RF sources.

Connect EVKit to the test setup.

With the RF sources and power supplies disabled, connect the fixed 5V power supply to connector J3, the variable supply to J4, and the RF connections to the desired RF ports.

#### Powering Up the EVKit

Enable the  $V_{CC}$  power supply and observe a DC current of approximately 1.4mA.

Enable the  $V_{\text{CTRL}}$  power supply.

Enable the RF sources. Verify that the DC current remains at about 1.4mA.

If the J7 connection is set for a negative (positive) attenuation slope, then increasing the variable supply will produce increased (decreased) attenuation for the attenuator path (J1 to J2).

#### Powering Down the EVKit

Disable the RF power applied to the device.

Adjust the  $V_{\text{CTRL}}$  power supply down to OV and disable it.

Disable the  $V_{CC}$  power supply.

Disconnect the EVKit from the RF test setup.

## Package Outline Drawings

The package outline drawings are appended at the end of this document and are accessible from the link below. The package information is the most current data available.

[www.idt.com/document/psc/16-vfqfpn-package-outline-drawing-30-x-30-x-09-mm-05-mm-170-x-170-mm-epad-nlnlg16p2](http://www.idt.com/document/psc/16-vfqfpn-package-outline-drawing-30-x-30-x-09-mm-05-mm-170-x-170-mm-epad-nlnlg16p2)

## Marking Diagram

![](_page_25_Picture_124.jpeg)

Line 1 "A01" is for lot code. Line 2 "637" = has one digit for the year and week that the part was assembled. Line 2 "W" is the assembler code.

Line 3 is the abbreviated part number.

## Ordering Information

![](_page_25_Picture_125.jpeg)

## Revision History

![](_page_26_Picture_23.jpeg)

## RENESAS

# 16-VFQFPN Package Outline Drawing er<br>2010 Package Outline Drawing<br>3.0 x 3.0 x 0.9 mm, 0.5mm Pitch, 1.70 x 1.70 mm Epad

NL/NLG16P2, PSC-4169-02, Rev 05, Page 1

![](_page_27_Figure_3.jpeg)

![](_page_28_Picture_0.jpeg)

# 16-VFQFPN Package Outline Drawing er<br>2010 Package Outline Drawing<br>3.0 x 3.0 x 0.9 mm, 0.5mm Pitch, 1.70 x 1.70 mm Epad

Package Outline Drawing<br>0.9 mm, 0.5mm Pitch, 1.70 x 1.70 mm Epad<br>NL/NLG16P2, PSC-4169-02, Rev 05, Page 2

![](_page_28_Figure_3.jpeg)

#### RECOMMENDED LAND PATTERN DIMENSION

#### NOTES:

- 1. ALL DIMENSIONS ARE IN mm. ANGLES IN DEGREES
- 2. TOP DOWN VIEW-AS VIEWED ON PCB
- 3. LAND PATTERN RECOMMENDATION IS PER IPC-7351B GENERIC REQUIREMENT FOR SURFACE MOUNT DESIGN AND LAND PATTERN

![](_page_28_Picture_71.jpeg)