# Boost Converter Stage in APM16 Series for Multiphase and Semi-Bridgeless PFC

# FAM65CR51DZ1, FAM65CR51DZ2

#### **Features**

- Integrated SIP or DIP Boost Converter Stage Power Module for On-board Charger (OBC) in EV or PHEV
- 5 kV/1 sec Electrically Isolated Substrate for Easy Assembly
- Creepage and Clearance per IEC60664-1, IEC 60950-1
- Compact Design for Low Total Module Resistance
- Module Serialization for Full Traceability
- Lead Free, RoHS and UL94V-0 Compliant
- Automotive Qualified per AEC Q101 and AQG324 Guidelines

## **Applications**

• PFC Stage of an On-board Charger in PHEV or EV


#### **Benefits**

- Enable Design of Small, Efficient and Reliable System for Reduced Vehicle Fuel Consumption and CO<sub>2</sub> Emission
- Simplified Assembly, Optimized Layout, High Level of Integration, and Improved Thermal Performance




## ON Semiconductor®

www.onsemi.com



APMCD-A16 12 LEAD CASE MODGG



APMCD-B16 12 LEAD CASE MODGK

### **MARKING DIAGRAM**

XXXXXXXXXX ZZZ ATYWW NNNNNNN

XXXX = Specific Device Code

ZZZ = Lot ID

AT = Assembly & Test Location

Y = Year W = Work Week NNN = Serial Number

## **ORDERING INFORMATION**

See detailed ordering, marking and shipping information on page 2 of this data sheet.

## **ORDERING INFORMATION**

Part Number	Package	Lead Forming	DBC Material	Pb-Free and RoHS Compliant	Operating Temperature (T <sub>A</sub> )	Packing Method
FAM65CR51DZ1	APM16-CDA	Y-Shape	Al <sub>2</sub> O <sub>3</sub>	Yes	−40°C ~ 125°C	Tube
FAM65CR51DZ2	APM16-CDB	L-Shape	Al <sub>2</sub> O <sub>3</sub>	Yes	−40°C ~ 125°C	Tube

# **Pin Configuration and Description**




Figure 1. Pin Configuration

**Table 1. PIN DESCRIPTION** 

Pin Number	Pin Name	Pin Description
1, 2	AC1	Phase 1 Leg of the PFC Bridge
3	NC	Not Connected
4	NC	Not Connected
5, 6	B+	Positive Battery Terminal
7, 8	Q1 Source	Source Terminal of Q1
9	Q1 Gate	Gate Terminal of Q1
10	Q2 Gate	Gate Terminal of Q2
11, 12	Q2 Source	Source Terminal of Q2
13	NC	Not Connected
14	NC	Not Connected
15, 16	AC2	Phase 2 Leg of the PFC Bridge

## INTERNAL EQUIVALENT CIRCUIT




Figure 2. Internal Block Diagram

Table 2. ABSOLUTE MAXIMUM RATINGS OF MOSFET (T<sub>J</sub> = 25°C, Unless Otherwise Specified)

	· · · · · · · · · · · · · · · · · · ·		
Symbol	Parameter	Max	Unit
V <sub>DS</sub> (Q1~Q2)	Drain-to-Source Voltage	650	V
V <sub>GS</sub> (Q1~Q2)	Gate-to-Source Voltage	±20	V
I <sub>D</sub> (Q1~Q2)	Drain Current Continuous (T <sub>C</sub> = 25°C, V <sub>GS</sub> = 10 V) (Note 1)	33	А
	Drain Current Continuous (T <sub>C</sub> = 100°C, V <sub>GS</sub> = 10 V) (Note 1)	23	А
E <sub>AS</sub> (Q1~Q2)	Single Pulse Avalanche Energy (Note 2)	623	mJ
$P_{D}$	Power Dissipation (Note 1)	160	W
TJ	Maximum Junction Temperature	-55 to +150	°C
T <sub>C</sub>	Maximum Case Temperature	-40 to +125	°C
T <sub>STG</sub>	Storage Temperature	-40 to +125	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

### **DBC Substrate**

0.63 mm Al<sub>2</sub>O<sub>3</sub> alumina with 0.3 mm copper on both sides. DBC substrate is NOT nickel plated.

### **Lead Frame**

OFC copper alloy, 0.50 mm thick. Plated with 8 um to 25.4 um thick Matte Tin

## Flammability Information

All materials present in the power module meet UL flammability rating class 94V-0.

## **Compliance to RoHS Directives**

The power module is 100% lead free and RoHS compliant 2000/53/C directive.

### Solder

Solder used is a lead free SnAgCu alloy.

Solder presents high risk to melt at temperature beyond 210°C. Base of the leads, at the interface with the package body, should not be exposed to more than 200°C during mounting on the PCB or during welding to prevent the re-melting of the solder joints.

<sup>1.</sup> Maximum continuous current and power, without switching losses, to reach  $T_J = 150^{\circ}\text{C}$  respectively at  $T_C = 25^{\circ}\text{C}$  and  $T_C = 100^{\circ}\text{C}$ ; defined by design based on MOSFET R<sub>DS(ON)</sub> and R<sub> $\theta$ JC</sub> and not subject to production test 2. Starting T<sub>J</sub> = 25°C, I<sub>AS</sub> = 6.5 A, R<sub>G</sub> = 25  $\Omega$ 

Table 3. ELECTRICAL SPECIFICATIONS OF MOSFET (T<sub>J</sub> = 25°C, Unless Otherwise Specified)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
BV <sub>DSS</sub>	Drain-to-Source Breakdown Voltage	I <sub>D</sub> = 1 mA, V <sub>GS</sub> = 0 V	650	-	-	V
V <sub>GS(th)</sub>	Gate-to-Source Threshold Voltage	$V_{GS} = V_{DS}$ , $I_D = 3.3 \text{ mA}$	3.0	-	5.0	V
R <sub>DS(ON)</sub> Q1	Q1 Low Side MOSFET	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 20 A	-	44	51	mΩ
R <sub>DS(ON)</sub> Q2	Q2 Low Side MOSFET		_	44	51	mΩ
R <sub>DS(ON)</sub> Q1	Q1 Low Side MOSFET	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 20 A, T <sub>J</sub> = 125°C (Note 3)	-	79	-	mΩ
R <sub>DS(ON)</sub> Q2	Q2 Low Side MOSFET		-	79	-	mΩ
9FS	Forward Transconductance	V <sub>DS</sub> = 20 V, I <sub>D</sub> = 20 A (Note 3)	-	30	-	S
I <sub>GSS</sub>	Gate-to-Source Leakage Current	V <sub>GS</sub> = ±20 V, V <sub>DS</sub> = 0 V	-100	-	+100	nA
I <sub>DSS</sub>	Drain-to-Source Leakage Current	V <sub>DS</sub> = 650 V, V <sub>GS</sub> = 0 V	_	-	10	μΑ
DYNAMIC CHA	ARACTERISTICS (Note 3)					
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> = 400 V	-	4864	-	pF
C <sub>oss</sub>	Output Capacitance	V <sub>GS</sub> = 0 V f = 1 MHz	_	109	-	pF
C <sub>rss</sub>	Reverse Transfer Capacitance	I = I IVIDZ	-	16	-	pF
C <sub>oss(eff)</sub>	Effective Output Capacitance	V <sub>DS</sub> = 0 to 520 V V <sub>GS</sub> = 0 V	-	652	-	pF
$R_g$	Gate Resistance	f = 1 MHz	_	2	_	Ω
Q <sub>g(tot)</sub>	Total Gate Charge	V <sub>DS</sub> = 380 V	_	123	-	nC
Q <sub>gs</sub>	Gate-to-Source Gate Charge	I <sub>D</sub> = 20 A	_	37.5	-	nC
Q <sub>gd</sub>	Gate-to-Drain "Miller" Charge	V <sub>GS</sub> = 0 to 10 V		49	_	nC
SWITCHING C	HARACTERISTICS (Note 3)			•	•	•
t <sub>on</sub>	Turn-on Time	V <sub>DS</sub> = 400 V	_	87	_	ns
t <sub>d(on)</sub>	Turn-on Delay Time	I <sub>D</sub> = 20 A	_	47	_	ns
t <sub>r</sub>	Turn-on Rise Time	$V_{GS}$ = 10 V $R_{G}$ = 4.7 Ohm	_	43	_	ns
t <sub>off</sub>	Turn-off Time	G	-	148	-	ns
t <sub>d(off)</sub>	Turn-off Delay Time		-	118	-	ns
t <sub>f</sub>	Turn-off Fall Time		-	29	-	ns
BODY DIODE	CHARACTERISTICS			-	-	-
$V_{SD}$	Source-to-Drain Diode Voltage	I <sub>SD</sub> = 20 A, V <sub>GS</sub> = 0 V	-	0.95	-	V
T <sub>rr</sub>	Reverse Recovery Time	V <sub>DS</sub> = 520 V, I <sub>D</sub> = 20 A,	-	133	-	ns
Q <sub>rr</sub>	Reverse Recovery Charge	d <sub>I</sub> /d <sub>t</sub> = 100 A/μs (Note 3)	-	669	-	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. Defined by design, not subject to production test

Table 4. ABSOLUTE MAXIMUM RATINGS OF THE BOOST DIODE (T<sub>J</sub> = 25°C, Unless Otherwise Specified)

Symbol	Parameter	Rating	Unit
V <sub>RRM</sub>	Peak Repetitive Reverse Voltage (Note 4)	600	V
V <sub>RWM</sub>	Working Peak Reverse Voltage (Note 4)	600	V
V <sub>R</sub>	DC Blocking Voltage	600	V
I <sub>F(AV)</sub>	Average Rectified Forward Current T <sub>C</sub> = 25°C	15	Α
I <sub>FSM</sub>	Non-Repetitive Peak Surge Current (Half Wave 1 Phase 60 Hz)	45	Α
TJ	Maximum Junction Temperature	-55 to +175	°C
T <sub>C</sub>	Maximum Case Temperature	-40 to +125	°C
T <sub>STG</sub>	Storage Temperature	-40 to +125	°C
E <sub>AVL</sub>	Avalanche Energy (2.85 A, 1 mH)	4	mJ

<sup>4.</sup>  $V_{RRM}$  and  $I_{F(AV)}$  value referenced to TO220-2L Auto Qualified Package Device ISL9R1560P\_F085

Table 5. ELECTRICAL SPECIFICATIONS OF THE BOOST DIODE (T<sub>J</sub> = 25°C, Unless Otherwise Specified)

Symbol	Parameter	Test Condi	tions	Min	Тур	Max	Unit
I <sub>R</sub>	Instantaneous Reverse Current	V <sub>R</sub> = 600 V	T <sub>C</sub> = 25°C	_	-	100	μΑ
			T <sub>C</sub> = 125°C	-	-	1	mA
$V_{FM}$	Instantaneous Forward Voltage (Note 5)	I <sub>F</sub> =15 A	T <sub>C</sub> = 25°C	-	1.65	2.2	V
			T <sub>C</sub> = 125°C	-	1.24	1.7	V
t <sub>rr</sub>	Reverse Recovery Time	I <sub>F</sub> = 15 A	T <sub>C</sub> = 25°C	1	29	1	ns
ta	Time to reach peak reverse current	$d_{IF}/dt = 200 \text{ A/}\mu\text{s}$ $V_{B}=390 \text{ V}$	T <sub>C</sub> = 25°C	_	16	_	ns
t <sub>b</sub>	Time from peak $I_{RRM}$ to projected zero crossing of $I_{RRM}$ based on a straight line from peak $I_{RRM}$ through 25% of $I_{RRM}$	(Note 3)	T <sub>C</sub> = 25°C	-	13	_	n
Q <sub>rr</sub>	Reverse Recovered Charge	1	T <sub>C</sub> = 25°C	-	43	-	nC

<sup>5.</sup> Test pulse width = 300  $\mu$ s, Duty Cycle = 2%

## **Table 6. THERMAL RESISTANCE**

	Parameters			Max	Unit
R <sub>0</sub> JC (per MOSFET chip)	Q1,Q2 Thermal Resistance Junction-to-Case (Note 6)	-	0.66	0.92	°C/W
R <sub>0</sub> JS (per MOSFET chip)	Q1,Q2 Thermal Resistance Junction-to-Sink (Note 7)	-	1.20	-	°C/W
R <sub>0</sub> JC (per DIODE chip)	D1,D2 Thermal Resistance Junction-to-Case (Note 6)	-	1.98	2.72	°C/W
R <sub>θJS</sub> (per DIODE chip)	D1,D2 Thermal Resistance Junction-to-Sink (Note 7)	-	2.97	-	°C/W

<sup>6.</sup> Test method compliant with MIL STD 883–1012.1, from case temperature under the chip to case temperature measured below the package at the chip center, Cosmetic oxidation and discoloration on the DBC surface allowed

Table 7. ISOLATION (Isolation resistance at tested voltage between the base plate and to control pins or power terminals.)

Test	Test Conditions	Isolation Resistance	Unit
Leakage @ Isolation Voltage (Hi-Pot)	$V_{AC} = 5 \text{ kV}, 60 \text{ Hz}$	100M <	Ω

<sup>7.</sup> Defined by thermal simulation assuming the module is mounted on a 5 mm Al-360 die casting material with 30 um of 1.8 W/mK thermal interface material

# ${\tt FAM65CR51DZ1,\,FAM65CR51DZ2}$

# **PARAMETER DEFINITIONS**

Reference to Table 3: Parameter of MOSFET Electrical Specifications

BV <sub>DSS</sub>	Q1, Q2 MOSFET Drain-to-Source Breakdown Voltage The maximum drain-to-source voltage the MOSFET can endure without the avalanche breakdown of the body- drain P-N junction in off state. The measurement conditions are to be found in Table 3. The typ. Temperature behavior is described in Figure 14
V <sub>GS(th)</sub>	Q1, Q2 MOSFET Gate to Source Threshold Voltage  The gate-to-source voltage measurement is triggered by a threshold ID current given in conditions at Table 4.  The typ. Temperature behavior can be found in Figure 11
R <sub>DS(ON)</sub>	Q1, Q2 MOSFET On Resistance RDS(on) is the total resistance between the source and the drain during the on state. The measurement conditions are to be found in Table 3. The typ behavior can be found in Figure 12 and Figure 13 as well as Figure 18
9FS	Q1, Q2 MOSFET Forward Transconductance Transconductance is the gain in the MOSFET, expressed in the Equation below. It describes the change in drain current by the change in the gate–source bias voltage: $g_{fs} = [\Delta I_{DS} / \Delta V_{GS}]_{VDS}$
I <sub>GSS</sub>	Q1, Q2 MOSFET Gate-to-Source Leakage Current The current flowing from Gate to Source at the maximum allowed VGS The measurement conditions are described in the Table 3.
I <sub>DSS</sub>	Q1, Q2 MOSFET Drain-to-Source Leakage Current Drain – Source current is measured in off state while providing the maximum allowed drain-to-source voltage and the gate is shorted to the source. IDSS has a positive temperature coefficient.




Figure 3. Timing Measurement Variable Definition

## Table 8. PARAMETER OF SWITCHING CHARACTERISTICS

Turn-On Delay (t <sub>d(on)</sub> )	This is the time needed to charge the input capacitance, Ciss, before the load current ID starts flowing. The measurement conditions are described in the Table 3. For signal definition please check Figure 3 above.
Rise Time (t <sub>r</sub> )	The rise time is the time to discharge output capacitance, Coss. After that time the MOSFET conducts the given load current ID. The measurement conditions are described in the Table 3. For signal definition please check Figure 3 above.
Turn-On Time (t <sub>on</sub> )	Is the sum of turn-on-delay and rise time
Turn-Off Delay (t <sub>d(off)</sub> )	td(off) is the time to discharge Ciss after the MOSFET is turned off. During this time the load current ID is still flowing The measurement conditions are described in the Table 3. For signal definition please check Figure 3 above.
Fall Time (t <sub>f</sub> )	The fall time, tf, is the time to charge the output capacitance, Coss.  During this time the load current drops down and the voltage VDS rises accordingly.  The measurement conditions are described in the Table 3.  For signal definition please check Figure 3 above.
Turn-Off Time (t <sub>off</sub> )	Is the sum of turn-off-delay and fall time




Figure 4. Dynamic Parameters of Silicon Diode (not in scale)

Reference to Table 5: Parameter of Diode Electrical Specifications

Instantaneous Reverse Current (I <sub>R</sub> )	Current flowing in reverse after the reverse recovery time $t_{rr}$ . $I_R$ is shown in Figure 4 above The behaviour over voltage can be seen in Figure 23.
Instantaneous Forward Voltage V <sub>FM</sub>	Voltage drop over the diode in a dynamic condition given in Note 5. The voltage is measured after the given test pulse width. To avoid self heating effects a small duty cycle is used The behaviour over voltage can be seen in Figure 22.
Reverse Recovery Time t <sub>rr</sub>	During this transition time,from conduction to blocking, the current is flowing in reverse direction and diode generates switching losses. The time is characterized on the scope by using the ta and tb approximation method ta + tb = trr parameter result in Table 3  The parameter is dependent on temperature and initial dl/dt  Figure 25 shows the dependency on dl/dt
Time to reach peak reverse current ta	ta is the transition time from the moment the current starts to flow in reverse direction until the diode voltage drops (also the reverse current peak)
Time from peak IRRM to zero crossing $t_b$	tb is defined by using a linear approximation from the peak IRM to a projected zero crossing of IR by crossing IR at 25% of IRRM
Reverse Recovered Charge Q <sub>rr</sub>	The reverse recovery charge is defined as $Q_{rr} = \int^{trr} I_r(t) dt$ This parameter is highly depend on temperature and dl/dt See Figure 27.

#### TYPICAL CHARACTERISTICS - MOSFETs




Figure 5. Normalized Power Dissipation vs. Case




Figure 6. Maximum Continuous  $I_D$  vs. Case Temperature




Figure 7. Transfer Characteristics




Figure 8. Forward Diode




Figure 9. On Region Characteristics (25°C)




Figure 10. On Region Characteristics (150°C)

## TYPICAL CHARACTERISTICS - MOSFETs




Figure 11. On-Resistance vs. Gate-to-Source
Voltage




Figure 12. R<sub>DS(norm)</sub> vs. Junction Temperature




Figure 13. Normalized Gate Threshold Voltage vs. Temperature




Figure 14. Normalized Breakdown Voltage vs.
Temperature




Figure 15. Eoss vs. Drain-to-Source Voltage




Figure 16. Capacitance Variation

## **TYPICAL CHARACTERISTICS - MOSFETs**




Figure 17. Gate Charge Characteristics

Figure 18. ON-Resistance Variation with Drain Current and Gage Voltage




Figure 19. Safe Operating Area

Figure 20. Peak Current Capability





Figure 21. Transient Thermal Impedance



REVERSE RECOVERY CHARGE (nC) 400 125°C 300 200 100 25°C ď 0 100 200 300 400 500

In, REVERSE RECOVERY CURRENT (A) 25°C 100 200 300 400 500 di/dt (A/μs)

125°C

Figure 26. Reverse Recovery Current vs. di/dt

di/dt (A/μs) Figure 27. Reverse Recovery Charge vs. di/dt

# **TYPICAL CHARACTERISTICS - DIODES**





Figure 28. Transient Thermal Impedance







APMCD-A16 / 12LD, AUTOMOTIVE MODULE

CASE MODGG ISSUE C

**DATE 03 NOV 2021** 





#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER. ASME Y14.5M, 2009.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH AND TIE BAR EXTRUSIONS.

	MILLIMETERS				
DIM	MIN.	NOM.	MAX.		
A2	4.30	4.50	4.70		
b	0.45	0.50	0.60		
b2	1.15	1.20	1.30		
С	0.45	0.50	0.60		
D	39.90	40.10	40.30		
Е	33.80	34.30	34.80		
E1	21.70	21.90	22.10		
E2	12.10	12.30	12.50		
е	1.478	1.778	2.078		
e1	2.20	2.50	2.80		
L	12.10	12.40	12.70		
L1		4.80 REF			
L2	7.30	7.60	7.90		
q	36.85	37.10	37.35		
S	3.159 REF				
ØΑ	3.00	3.20	3.40		

# GENERIC MARKING DIAGRAM\*

XXXX = Specific Device Code

ZZZ = Lot ID

AT = Assembly & Test Location

Y = Year WW = Work Week

NNN = Serial Number


\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.


DOCUMENT NUMBER:	98AON94738G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	APMCD-A16 / 12LD. AUTOMOTIVE MODULE		PAGE 1 OF 1	

onsemi and ONSemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.



**DATE 04 NOV 2021** 





## NOTES:

- 1. DIMENSIONING AND TOLERANCING PER. ASME Y14.5M, 2009.
- 2. CONTROLLING DIMENSION; MILLIMETERS
- 3. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH AND TIE BAR EXTRUSIONS.

	MILLIMETERS			
DIM	MIN.	NOM.	MAX.	
A2	4.30	4.50	4.70	
b	0.45	0.50	0.60	
b2	1.15	1.20	1.30	
С	0.45	0.50	0.60	
D	39.90	40.10	40.30	
Е	26.20	26.70	27.20	
E1	21.70	21.90	22.10	
E2	12.10	12.30	12.50	
е	1.478	1.778	2.078	
e1	2.20	2.50	2.80	
L	9.20	9.55	9.90	
L1	4.70	5.05	5.40	
q	36.85	37.10	37.35	
S	3.159 REF			
ΦA	3.00	3.20	3.40	

## **GENERIC MARKING DIAGRAM\***

XXXXXXXXXXXXXXX **777 ATYWW** NNNNNN

XXXX = Specific Device Code

ZZZ = Lot ID

ΑT = Assembly & Test Location

Υ = Year W = Work Week NNN = Serial Number \*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "=", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON97134G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	APMCD-B16 / 12LD, AUTOMOTIVE MODULE		PAGE 1 OF 1	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.