**ON Semiconductor**

**Is Now**

# onsem/

**To learn more about onsemi™, please visit our website at www.onsemi.com**

**onsemi** and **ONSEM** and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries, **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi** product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/ or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. Other names and brands may be claimed as the property of others.

## One Buck, One Boost and Four LDO PMIC

#### **General Description**

The FAN53880 is a low quiescent current PMIC for mobile power applications. The PMIC contains one buck, one boost, and four low noise LDOs.

The buck and boost converters can operate within a wide supply range of 2.5 V to 5.5 V. At moderate and light loads, Pulse Frequency Modulation (PFM) reduces current consumption while maintaining excellent transient response during load swings. At higher loads, the converters automatically switch to Pulse Width Modulation (PWM) control.

The FAN53880 is available in a 25−bump, 0.4 mm pitch, Wafer−Level Chip−Scale Package (WLCSP).

#### **Features**

- Programmable Start−Up/Down Sequencing
- Programmable Output Voltages
- Soft−Start (SS) Inrush Current Limiting
- Fault Protection with Interrupt Reporting
	- ♦ UVLO, OCP, OVP, UVP and OTP
- Low Current Standby and Shutdown Modes
- Buck Converter:
	- ♦ Input Voltage Range: 2.5 V to 5.5 V
	- ♦ Digitally Programmable Voltage Range: 0.6 V to 3.3 V
	- 1200 mA Output Current Capability
- ◆ 95% Efficiency
- Boost Converter:
	- Input Voltage Range: 2.5 V to 5.5 V
	- ♦ Digitally Programmable Voltage Range: 3.0 V to 5.7 V
	- 1000 mA Output Current Capability
	- ◆ 95% Efficiency
- Four LDOs:
	- ♦ Input Voltage Range: 1.9 V to 5.5 V
	- ♦ Digitally Programmable Voltage Range: 0.8 V to 3.3 V
	- ♦ 300 mA Output Current Capability

#### **Applications**

- Smartphones and Tablets
- Compact Camera Modules
- USB On−The−Go



## **ON Semiconductor®**

**[www.onsemi.com](http://www.onsemi.com/)**



**WLCSP25 CASE 567QT**

#### **MARKING DIAGRAM**



#### **Application Diagram**





#### **PART NUMBERING**

#### **Table 1. ORDERING INFORMATION**



†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

\*Not recommended for new designs.

## **PRODUCT PIN ASSIGNMENTS**

**Pin Configuration**



## **Figure 2. Pin Configuration**

## **Pin Descriptions**

#### **Table 2. PIN DEFINITION**



## **PRODUCT BLOCK DIAGRAM**

**Block Diagram**





#### **Table 3. ABSOLUTE MAXIMUM RATINGS**



Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Lesser of 6 V or  $AV_{IN} + 0.3 V$ .

#### **Table 4. THERMAL PROPERTIES**



NOTE: Junction−to−ambient thermal resistance is a function of application and board layout. This data is measured with two−layer 2s2p boards in accordance to JEDEC standard JESD51. Special attention must be paid not to exceed junction temperature  $T_{J(max)}$  at a given ambient temperature  $T_A$ .

#### **Table 5. RECOMMENDED OPERATING CONDITIONS**



Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

#### <span id="page-6-0"></span>**Table 6. ELECTRICAL CHARACTERISTICS**

Minimum and maximum values are at AV<sub>IN</sub> = PV<sub>IN</sub> = 2.5 V to 5.5 V & PV<sub>IN</sub> > V<sub>BUCK</sub> + 350 mV and PV<sub>IN</sub> < V<sub>BST</sub> - 250 mV, V<sub>IN12</sub> = 2.5 V to 5.5 V & V<sub>IN</sub> > V<sub>LDO1/2</sub> + 300 mV, V<sub>IN3</sub>, V<sub>IN4</sub> = 1.95 V to 5.5 V & V<sub>IN3</sub>, V<sub>IN4</sub> > V<sub>LDO3/4</sub> + 150 mV, V<sub>BUCK</sub> = 0.6 V to 3.3 V, V<sub>BST</sub> = 3.0 V to 5.7 V, V<sub>LDO1</sub>, V<sub>LDO2</sub>, V<sub>LDO3</sub> and V<sub>LDO4</sub> = 0.8 V to 3.3 V, T<sub>A</sub> = −40°C to +85°C, unless otherwise noted. Typical values are at T<sub>A</sub> = 25°C, AV<sub>IN</sub>, PV<sub>IN</sub>, V<sub>IN12</sub> = 3.8 V, V<sub>IN3</sub>, V<sub>IN4</sub> = 1.95 V, V<sub>BUCK</sub> = 1.1 V, V<sub>BST</sub> = 5.0 V, V<sub>LDO1</sub> and V<sub>LDO2</sub> = 2.8 V, V<sub>LDO3</sub> and V<sub>LDO4</sub> = 1.8 V.



#### **Table [6](#page-6-0). ELECTRICAL CHARACTERISTICS** (continued)

Minimum and maximum values are at AV<sub>IN</sub> = PV<sub>IN</sub> = 2.5 V to 5.5 V & PV<sub>IN</sub> > V<sub>BUCK</sub> + 350 mV and PV<sub>IN</sub> < V<sub>BST</sub> – 250 mV, V<sub>IN12</sub> = 2.5 V to 5.5 V & V<sub>IN</sub> > V<sub>LDO1/2</sub> + 300 mV, V<sub>IN3</sub>, V<sub>IN4</sub> = 1.95 V to 5.5 V & V<sub>IN3</sub>, V<sub>IN4</sub> > V<sub>LDO3/4</sub> + 150 mV, V<sub>BUCK</sub> = 0.6 V to 3.3 V, V<sub>BST</sub> = 3.0 V to 5.7 V, V<sub>LDO1</sub>, V<sub>LDO2</sub>, V<sub>LDO3</sub> and V<sub>LDO4</sub> = 0.8 V to 3.3 V, T<sub>A</sub> = -40°C to +85°C, unless otherwise noted. Typical values are at T<sub>A</sub> = 25°C, AV<sub>IN</sub>, PV<sub>IN</sub>, V<sub>IN12</sub> = 3.8 V, V<sub>IN3</sub>, V<sub>IN4</sub> = 1.95 V, V<sub>BUCK</sub> = 1.1 V, V<sub>BST</sub> = 5.0 V, V<sub>LDO1</sub> and V<sub>LDO2</sub> = 2.8 V, V<sub>LDO3</sub> and V<sub>LDO4</sub> = 1.8 V.



#### **BOOST EC**

#### **POWER SUPPLIES**



#### **BOOST OUTPUT PROTECTION**



≤ 5.5 V

#### **Table [6](#page-6-0). ELECTRICAL CHARACTERISTICS** (continued)

Minimum and maximum values are at  $AV_{IN} = PV_{IN} = 2.5 V$  to 5.5 V & PV<sub>IN</sub> > V<sub>BUCK</sub> + 350 mV and PV<sub>IN</sub> < V<sub>BST</sub> – 250 mV, V<sub>IN12</sub> = 2.5 V to 5.5 V & V<sub>IN</sub> > V<sub>LDO1/2</sub> + 300 mV, V<sub>IN3</sub>, V<sub>IN4</sub> = 1.95 V to 5.5 V & V<sub>IN3</sub>, V<sub>IN4</sub> > V<sub>LDO3/4</sub> + 150 mV, V<sub>BUCK</sub> = 0.6 V to 3.3 V, V<sub>BST</sub> = 3.0 V to 5.7 V, V<sub>LDO1</sub>, V<sub>LDO2</sub>, V<sub>LDO3</sub> and V<sub>LDO4</sub> = 0.8 V to 3.3 V, T<sub>A</sub> = -40°C to +85°C, unless otherwise noted. Typical values are at T<sub>A</sub> = 25°C, AV<sub>IN</sub>, PV<sub>IN</sub>, V<sub>IN12</sub> = 3.8 V, V<sub>IN3</sub>, V<sub>IN4</sub> = 1.95 V, V<sub>BUCK</sub> = 1.1 V, V<sub>BST</sub> = 5.0 V, V<sub>LDO1</sub> and V<sub>LDO2</sub> = 2.8 V, V<sub>LDO3</sub> and V<sub>LDO4</sub> = 1.8 V.



## **QUIESCENT CURRENT**



#### **CURRENT LIMIT**



#### **OUTPUT PROTECTION**



## **LDO3/4 EC SPECS**

#### **QUIESCENT CURRENT**



#### **Table [6](#page-6-0). ELECTRICAL CHARACTERISTICS** (continued)

Minimum and maximum values are at AV<sub>IN</sub> = PV<sub>IN</sub> = 2.5 V to 5.5 V & PV<sub>IN</sub> > V<sub>BUCK</sub> + 350 mV and PV<sub>IN</sub> < V<sub>BST</sub> – 250 mV, V<sub>IN12</sub> = 2.5 V to 5.5 V & V<sub>IN</sub> > V<sub>LDO1/2</sub> + 300 mV, V<sub>IN3</sub>, V<sub>IN4</sub> = 1.95 V to 5.5 V & V<sub>IN3</sub>, V<sub>IN4</sub> > V<sub>LDO3/4</sub> + 150 mV, V<sub>BUCK</sub> = 0.6 V to 3.3 V, V<sub>BST</sub> = 3.0 V to 5.7 V, V<sub>LDO1</sub>, V<sub>LDO2</sub>, V<sub>LDO3</sub> and V<sub>LDO4</sub> = 0.8 V to 3.3 V, T<sub>A</sub> = -40°C to +85°C, unless otherwise noted. Typical values are at T<sub>A</sub> = 25°C, AV<sub>IN</sub>, PV<sub>IN</sub>, V<sub>IN12</sub> = 3.8 V, V<sub>IN3</sub>, V<sub>IN4</sub> = 1.95 V, V<sub>BUCK</sub> = 1.1 V, V<sub>BST</sub> = 5.0 V, V<sub>LDO1</sub> and V<sub>LDO2</sub> = 2.8 V, V<sub>LDO3</sub> and V<sub>LDO4</sub> = 1.8 V.



#### **Table [6](#page-6-0). ELECTRICAL CHARACTERISTICS** (continued)

Minimum and maximum values are at AV<sub>IN</sub> = PV<sub>IN</sub> = 2.5 V to 5.5 V & PV<sub>IN</sub> > V<sub>BUCK</sub> + 350 mV and PV<sub>IN</sub> < V<sub>BST</sub> – 250 mV, V<sub>IN12</sub> = 2.5 V to 5.5 V & V<sub>IN</sub> > V<sub>LDO1/2</sub> + 300 mV, V<sub>IN3</sub>, V<sub>IN4</sub> = 1.95 V to 5.5 V & V<sub>IN3</sub>, V<sub>IN4</sub> > V<sub>LDO3/4</sub> + 150 mV, V<sub>BUCK</sub> = 0.6 V to 3.3 V, V<sub>BST</sub> = 3.0 V to 5.7 V, V<sub>LDO1</sub>, V<sub>LDO2</sub>, V<sub>LDO3</sub> and V<sub>LDO4</sub> = 0.8 V to 3.3 V, T<sub>A</sub> = −40°C to +85°C, unless otherwise noted. Typical values are at T<sub>A</sub> = 25°C, AV<sub>IN</sub>, PV<sub>IN</sub>, V<sub>IN12</sub> = 3.8 V, V<sub>IN3</sub>, V<sub>IN4</sub> = 1.95 V, V<sub>BUCK</sub> = 1.1 V, V<sub>BST</sub> = 5.0 V, V<sub>LDO1</sub> and V<sub>LDO2</sub> = 2.8 V, V<sub>LDO3</sub> and V<sub>LDO4</sub> = 1.8 V.



#### **I<sup>2</sup>C Timing and Performance** $^\dagger$



Notes: Refer to Typical Characteristics waveforms/graphs for closed loop data and variation with input supply and temperature. Electrical specifications reflects open loop steady state data. System specifications reflects both steady state and dynamic close loop data associated with the recommended external components.

Guarantee Levels:

 $^{\dagger}$  – Guaranteed by Design Only. Not Characterized or Production Tested.

#### <span id="page-11-0"></span>**Table 7. SYSTEM CHARACTERISTICS**

System Specifications are guaranteed by design and are not production tested. They reflect closed loop performance using the Recommended Layout and External Components. Minimum and Maximum values are at  $AV_{IN} = PV_{IN} = 2.5 V$  to 5.5 V &  $PV_{IN} > V_{BUCK} +$ 350 mV and PV<sub>IN</sub> < V<sub>BST</sub> – 250 mV, V<sub>IN12</sub> = 2.5 V to 5.5 V & V<sub>IN</sub> > V<sub>LDO1/2</sub> + 300 mV, V<sub>IN3</sub>, V<sub>IN4</sub> = 1.95 V to 5.5 V & V<sub>IN3</sub>, V<sub>IN4</sub> > V<sub>LDO3/4</sub> + 150 mV, V<sub>BUCK</sub> = 0.6 V to 3.3 V, V<sub>BST</sub> = 3.0 V to 5.7 V, V<sub>LDO1</sub>, V<sub>LDO2</sub>, V<sub>LDO3</sub> and V<sub>LDO4</sub> = 0.8 V to 3.3 V, T<sub>A</sub> = −40°C to 85°C, unless otherwise noted. Typical values are at  $T_A = 25^\circ \text{C}$ , AV<sub>IN</sub> = PV<sub>IN</sub> = V<sub>IN12</sub> = 3.8 V, V<sub>IN3</sub> = V<sub>IN4</sub> = 1.95 V, V<sub>BUCK</sub> = 1.1 V, V<sub>BST</sub> = 5.0 V,  $V_{LDO1} = V_{LDO2} = 2.8 \text{ V}, V_{LDO3} = V_{LDO4} = 1.8 \text{ V}.$ 



#### **Table [7](#page-11-0). SYSTEM CHARACTERISTICS** (continued)

System Specifications are guaranteed by design and are not production tested. They reflect closed loop performance using the Recommended Layout and External Components. Minimum and Maximum values are at  $AV_{IN} = PV_{IN} = 2.5 V$  to 5.5 V &  $PV_{IN} > V_{BUCK}$  + 350 mV and PV<sub>IN</sub> < V<sub>BST</sub> – 250 mV, V<sub>IN12</sub> = 2.5 V to 5.5 V & V<sub>IN</sub> > V<sub>LDO1/2</sub> + 300 mV, V<sub>IN3</sub>, V<sub>IN4</sub> = 1.95 V to 5.5 V & V<sub>IN3</sub>, V<sub>IN4</sub> > V<sub>LDO3/4</sub> + 150 mV, V<sub>BUCK</sub> = 0.6 V to 3.3 V, V<sub>BST</sub> = 3.0 V to 5.7 V, V<sub>LDO1</sub>, V<sub>LDO2</sub>, V<sub>LDO3</sub> and V<sub>LDO4</sub> = 0.8 V to 3.3 V, T<sub>A</sub> = −40°C to 85°C, unless otherwise noted. Typical values are at  $T_A = 25^\circ \text{C}$ , AV<sub>IN</sub> = PV<sub>IN</sub> = V<sub>IN12</sub> = 3.8 V, V<sub>IN3</sub> = V<sub>IN4</sub> = 1.95 V, V<sub>BUCK</sub> = 1.1 V, V<sub>BST</sub> = 5.0 V,  $V_{LDO1} = V_{LDO2} = 2.8$  V,  $V_{LDO3} = V_{LDO4} = 1.8$  V.



#### **Table [7](#page-11-0). SYSTEM CHARACTERISTICS** (continued)

System Specifications are guaranteed by design and are not production tested. They reflect closed loop performance using the Recommended Layout and External Components. Minimum and Maximum values are at  $AV_{IN} = PV_{IN} = 2.5 V$  to 5.5 V &  $PV_{IN} > V_{BUCK}$  + 350 mV and PV<sub>IN</sub> < V<sub>BST</sub> – 250 mV, V<sub>IN12</sub> = 2.5 V to 5.5 V & V<sub>IN</sub> > V<sub>LDO1/2</sub> + 300 mV, V<sub>IN3</sub>, V<sub>IN4</sub> = 1.95 V to 5.5 V & V<sub>IN3</sub>, V<sub>IN4</sub> > V<sub>LDO3/4</sub> + 150 mV, V<sub>BUCK</sub> = 0.6 V to 3.3 V, V<sub>BST</sub> = 3.0 V to 5.7 V, V<sub>LDO1</sub>, V<sub>LDO2</sub>, V<sub>LDO3</sub> and V<sub>LDO4</sub> = 0.8 V to 3.3 V, T<sub>A</sub> = −40°C to 85°C, unless otherwise noted. Typical values are at  $T_A = 25^{\circ}$ C, AV<sub>IN</sub> = PV<sub>IN</sub> = V<sub>IN12</sub> = 3.8 V, V<sub>IN3</sub> = V<sub>IN4</sub> = 1.95 V, V<sub>BUCK</sub> = 1.1 V, V<sub>BST</sub> = 5.0 V,  $V_{LDO1} = V_{LDO2} = 2.8 V, V_{LDO3} = V_{LDO4} = 1.8 V.$ 





#### **TYPICAL CHARACTERISTICS**

Unless otherwise specified,  $T_A = 25^{\circ}C$ ,  $AV_{IN} = PV_{IN} = V_{IN12} = 3.8$  V,  $V_{IN3} = V_{IN4} = 1.95$  V,  $V_{BUCK} = 1.1$  V,  $V_{\text{BST}} = 5.0$  V,  $V_{\text{LDO1}} = V_{\text{LDO2}} = 2.8$  V,  $V_{\text{LDO3}} = V_{\text{LDO4}} = 1.8$  V, Recommended Layout and External Components.



**Figure 4. Buck Efficiency vs. Load Current and Input Voltage, V<sub>OUT</sub> = 1.1 V, Auto Mode** 



**Figure 6. Boost Efficiency vs. Load Current and Input Voltage, V<sub>OUT</sub> = 5.0 V, Auto Mode** 







**Figure 5. Buck Efficiency vs. Load Current and** Input Voltage, V<sub>OUT</sub> = 2.85 V, Auto Mode



**Figure 7. Buck Output Regulation vs. Load Current** and Input Voltage, V<sub>OUT</sub> = 1.1 V, Auto Mode







**Figure 10. LDO1/2 Output Regulation vs. Load** Current and Input Voltage, V<sub>OUT</sub> = 2.8 V, Auto Mode



**Figure 12. Buck Output Ripple in PFM Mode,**  $V_{IN}$  = 3.8 V,  $V_{OUT}$  = 1.1 V,  $I_{OUT}$  = 10 mA







**Figure 11. LDO3/4 Output Regulation vs. Load Current and Input Voltage, V<sub>OUT</sub> = 1.8 V, Auto Mode** 



**Figure 13. Buck Output Ripple in PWM Mode,**  $V_{IN}$  = 3.8 V,  $V_{OUT}$  = 1.1 V,  $I_{OUT}$  = 200 mA



Figure 15. Boost Output Ripple in PWM Mode, V<sub>IN</sub> = 3.8 V, V<sub>OUT</sub> = 5.0 V, I<sub>OUT</sub> = 500 mA, Auto Mode



Figure 16. Buck Load Transient, V<sub>IN</sub> = 3.8 V, V<sub>OUT</sub> = **1.1 V, 240 mA ↔ 960 mA, 1 µs Edge, Auto Mode** 



Figure 18. LDO1/2 Load Transient, V<sub>IN</sub> = 3.8 V,  $\mathbf{V_{OUT}}$  = 2.85 V, 1 mA  $\Leftrightarrow$  150 mA, 1  $\stackrel{\dots}{\mu}$ s Edge







Figure 17. Boost Load Transient, V<sub>IN</sub> = 3.8 V, V<sub>OUT</sub> = **5.0 V, 200 mA 800 mA, 2 -s Edge, Auto Mode**



Figure 19. LDO3/4 Load Transient, V<sub>IN</sub> = 1.95 V, **VOUT = 1.8 V, 1 mA 150 mA, 1 -s Edge**



**500 Figure 21. Boost Start-up, V<sub>IN</sub> = 3.8 V, V<sub>OUT</sub> = 5.0 V, 100 mA Resistive Load, Auto Mode**



**Figure 22. LDO1/2 Start−up, VIN = 3.8 V,**  $V_{OUT} = 2.8 V, No Load$ 











**Figure 23. LDO3/4 Start−up, VIN = 1.95 V,**  $V_{OUT} = 1.8$  V, No Load



**Figure 25. LDO3/4 PSRR vs. Frequency, 100 mA Load**





#### **FUNCTIONAL SPECIFICATIONS**

#### **Device Operation**

*Overview*

- The FAN53880 is a Mini−PMIC containing:
- One 2.5 MHz, 1200 mA Buck converter
- One 2.5 MHz, 1000 mA Boost converter
- Four 300 mA low noise LDOs

Each converter can be individually enabled/disabled through I2C communication. The Boost converter also has an enable pin, BSTEN. A configurable sequencer is

available for power−up and power−down of the Buck and LDOs.

Many of the ICs protection mechanisms have programmable thresholds. For fault handling, a dedicated interrupt pin, mask−able interrupt bits, and real time status bits are provided.

The Buck and Boost allow the use of small inductors and capacitors for a small overall solution size.

Refer to the figure below for an additional overview of the FAN53880 operation.





#### *Power Supplies*

All converters use  $AV_{IN}$  to power their analog and control circuitry.

The Buck and Boost use  $PV_{IN}$  as their power source.  $PV_{IN}$ must remain within  $25 \text{ mV}$  of  $AV_{IN}$  for proper device operation (it's recommended to locally connect PVIN to AVIN). Because of this, the term  $APV<sub>IN</sub>$  may instead be used throughout this datasheet.

LDO1 and LDO2 use  $V_{IN12}$ , LDO3 uses  $V_{IN3}$  and LDO4 uses V<sub>IN4</sub> to power their outputs. These power supplies have independent UVLO thresholds with dedicated interrupts and status bits.

See Table 8 for details.

#### **Table 8. CONVERTER DEPENDENCY OFF POWER INPUTS**



#### *POR*

When a rising  $AV_{IN}$  reaches  $\sim$  2 V a POR occurs where registers reset and are readable through I2C.

See Table 9 for details.



#### **Table 9. PMIC OPERATION IN APVIN UVLO**

- 1. Device in shutdown, I2C registers not reliable
- 2. Band Gap off, I2C registers readable
- 3. Band Gap on, I2C registers readable
- 4. All registers set to their default values
- 5. Registers retain value prior to the fault and begin a start up after HWEN or BSTEN are high
- 6. Registers retain value prior to fault and do an automatic restart

#### *UVLO Rising*

When rising AV<sub>IN</sub> reaches V<sub>VIN</sub> UVLO RISE the ICs internal circuitry is operable and an interrupt is generated. The part will be in a Sleep state if HWEN=BSTEN=LOW.

#### *UVLO Falling*

When falling  $AV_{IN}$  reaches  $V_{VIN}$  UVLO FALL a Chip Fault occurs, all converters are suspended, an interrupt generated, and related Status bits set. Registers will not reset to default values unless  $AV_{IN}$  falls below POR (~2 V).

#### *Control Pins and Enable Bits*

There are two control pins, HWEN and BSTEN.

When HWEN=HIGH, the ICs internal circuitry turns on in Standby state where converters can be enabled through I2C, assuming their related power supplies are above their UVLO thresholds (refer to the Electrical Characteristics table).

Each converter has an independent enable bit, XXX\_EN.

The BSTEN pin is a hardware enable option for the Boost and its basic control circuits. BSTEN functions independent of HWEN.

#### *Enable Auto−Sequencing*

A programmable sequencer is available for controlling power−up and power−down timing of the Buck and LDOs.

There are 7 time slots available and the sequencing speed (period per slot) is programmable. The FAN53880 sequences through time slots 001 to 111 during power up, and from 111 to 001 during power down when initiated with the SEQ\_CONTROL bits.

When a converter is added into a sequence slot, it can no longer be enabled using the XXX EN bits.

If a converter faults during a start−up sequence, the other converters will be started in their assigned time slot and the faulted converter will not attempt to re−enable. An interrupt is generated to inform the host of the fault and a status bit is set.

The two tables below summarize control pin, register bit, and sequence combinations.

#### **Table 10. BUCK AND LDO ENABLE/DISABLE CONTROLS**



NOTE: CNTL indicates that the state of the output will be dependent on the setting of the SEQ\_CONTROL bits. When HWEN is high, SEQ\_CONTROL = 01 will enable any outputs based on their XXX\_SEQ > 000.

#### **Table 11. BOOST ENABLE/DISABLE CONTROLS**



NOTE: The Boost Control table above shows that the Boost operation requires either BSTEN to be high or a combination of HWEN high and one of the enable bits in register 0x0A needs to be set to 1.

#### **Fault Protection**

*Fault Protection Overview*

Each fault described below has a dedicated interrupt and status bit.

The FAN53880 has two levels of fault protection:

• Chip Faults

(TSD, APV<sub>IN</sub> UVLO)

The protection suspends or shuts off all enabled converters. Recovery behavior depends on the FLT SD B bit setting.

• Converter Faults (UVP, OVP, IPK, Short Circuit,  $V_{IN12}/V_{IN3}/V_{IN4}$ UVLO)

These protections allow the converter to remain enabled or suspends or shuts off the faulted converter, but doesn't affect operation of non−related converters. The specific fault behavior depends on the FLT\_SD\_B bit setting.

#### *FLT\_SD\_B Bit*

There are two I2C selectable fault behavior options:

- Multiple Fault Shutdown (default) Limits repetitive starting and faulting of a converter or chip faults to 4 failures.
- Automatic Fault Recovery No limit to repetitive starting and faulting of a converter or to number of chip faults.
- NOTE: Sequencer fault behavior is independent of these protection schemes.

#### *Multiple Fault Shutdown*

FLT SD B="0" (default)

- If a fault occurs, the IC will:
- Suspend the converter
- Set Interrupt and Status bits
- Increment the internal 4−fault counter
- Wait 20 ms
- Re−enable the converter if XXX\_EN="1" or shut off the converter if XXX\_SEQ="1"
	- ♦ Re−enable requires another SEQ\_CONTROL="01" write
- NOTE: UVLO and TSD faults will not re−enable the converter after 20 ms unless the fault was removed.

If any four Chip Faults occur, the IC will:

- Shut off all converters
- Reset all XXX\_EN and XXX\_SEQ bits to "0"
- Set Interrupt and Status bits, including the CHIP\_SUSD Status bit, to "1". This bit will only clear after both HWEN and BSTEN are set LOW

If any four Converter Faults occur, the IC will:

- Shut off that converter
- Set XXX SUSD bit to "1". This bit will only clear after that converter is successfully re−enabled
- Reset that converter's XXX EN or XXX\_SEQ bit to  $"0"$

Re−enabling any converter after a fourth Chip Fault first requires setting the HWEN and BSTEN pins LOW. Any time HWEN and BSTEN pin is taken LOW, all fault counters are globally reset.

### *Automatic Fault Recovery*

FLT\_SD\_B="1" (should only be set prior to enabling any converter).

If a fault occurs, the IC will:

• Set Interrupt and Status bits Also:

*Chip Faults*

- ♦ Suspend all converters
- ♦ Any converter with XXX\_EN="1" will re−enable after the  $APV<sub>IN</sub>$  UVLO or TSD fault is removed
- ♦ Any converter with XXX\_SEQ="1" re−enable requires another SEQ\_CONTROL="01" write

#### *Converter Faults*

- ♦ Any converter with an OVP or UVP, or any LDO with an IPK or LDO short circuit fault will remain enabled. Otherwise suspend that converter and:
	- ⋅ Automatically re−enable after VIN12/VIN3 /VIN4 UVLO fault is removed
	- ⋅ Automatically re−enable 20 ms after Buck or Boost IPK fault or short circuit if XXX EN="1", or remain off until another SEQ\_CONTROL="01" write if XXX\_SEQ="1"

## *Thermal Management*

When the die temperature rises to  $T_{WRN}$ , a Thermal Warning (TSD\_WRN) interrupt is issued. Also, a Status bit will be set and remain set until the die temperature drops to a nominal value of 110°C.

If the die temperature continues to rise above T<sub>WRN</sub>, Thermal Shutdown (TSD) will occur. After the die temperature has fallen below T<sub>WRN</sub>, recovery behavior depends on the FLT\_SD\_B bit setting. Refer to the Fault Protection section for details on Chip Faults.

#### **Fault Handling**

Mask−able Interrupt bits, a dedicated INTB pin, and real time status bits are provided. Each converter has independent protection debounce timers.

An interrupt is generated each time a fault occurs. All bits set in the Interrupt registers must be cleared to reset the INTB pin to HIGH.

## **Buck Functionality**

#### *Startup Behavior*

The Buck can be enabled by two methods if and only if the HWEN pin is high:

- Setting BUCK EN to "1"
- Setting BUCK SEQ > "000" and SEQ\_CONTROL to "01"

The Buck has internal soft−start and starts up within  $400 \,\mu s$  (typical) when using the recommended external components.

## *Modes of Operation*

During PWM operation, the Buck switches at a nominal fixed frequency of 2.5 MHz. In Automode at light load operation, the device will enter PFM mode. Instead, the Buck can be put into Forced PWM mode by setting the BUCK MODE bit to "1". Also, the FAN53880 provides a bit, BUCK LOAD, which the user can set to apply an internal artificial load to maintain a minimum switching frequency above 20 kHz.

## *Programmable Output Voltage*

The Buck output voltage can be programmed via I2C in 12.5 mV steps.

#### *Shutdown*

When the Buck is disabled, switching will cease, the output tristated, and the output will be discharged via the load or if BUCK\_DIS bit  $=$  "1", via the active discharge resistor.

#### **Boost Functionality**

## *Startup Behavior*

The Boost can be enabled by two methods:

- Setting the BSTEN pin HIGH
- Setting the HWEN pin HIGH and setting any BOOST ENx bit to "1"

The Boost can startup in PFM mode or automatic pass−through mode depending on the VIN to VOUT difference. When starting in PFM mode, the part has a linear mode which limits inrush currents. Once VOUT charges up to VIN, the linear mode current limit is disabled and the regulator uses one−quarter current limit to charge the output cap to the final VOUT target value. If VOUT fails to reach 90% of the VOUT target within 1 ms, a UVP fault is declared.

#### *Modes of Operation*

During PWM operation, the Boost switches at a nominal fixed frequency of 2.5 MHz. In Automode at light load operation, the device will enter PFM mode. Instead, the Boost can be put into Forced PWM mode by setting the BST\_MODE bit to "1". Also, the FAN53880 provides a bit, BST LOAD, which the user can set to apply an internal artificial load to maintain a minimum switching frequency above 20 kHz.

In normal operation, the device automatically transitions from Boost Mode to Pass−Through Mode if

VIN > VOUT\_target − 250 mV. In Pass−Through Mode, there is no switching and the device has a low impedance path between  $V_{IN}$  and  $V_{OUT}$ .

#### *Programmable Output Voltage*

The Boost output voltage can be programmed via I2C in 25 mV steps. When the output voltage is programmed to a lower voltage, the active pull−down is used to expedite the drop in voltage across the output capacitance.

#### *Shutdown*

When the Boost is disabled, switching will cease, the output tristated, and the output will be discharged via the load or if BOOST DIS bit  $=$  "1", via the active discharge resistor.

#### **LDO Functionality**

#### *Startup Behavior*

The LDO's can be enabled by two methods if and only if the HWEN pin is high:

- Setting LDO<sub>x</sub> EN to "1"
- Setting LDO\_SEQ > "000" and SEQ\_CONTROL to "01"

The Buck has internal soft−start which limits supply current to the LDOx\_ILIM setting. If VOUT fails to reach UVPLDOXX HYS in T<sub>SS</sub> LDOXX, a UVP fault is declared.

#### *Programmable Output Voltage*

The LDO output voltages can be programmed via I2C in 25 mV steps.

#### **I2C Functionality**

#### *Introduction*

The FAN53880 serial interface is compatible with the Standard−Mode, Fast−Mode, and Fast−Mode Plus I2C bus specifications. The SCL pin is an input and the SDA pin is a bi−directional open−drain output. The IC supports single register read and write transactions as well as multiple register read transactions.

#### *Slave Address*

The default I2C Slave Address is the Table 12 and Table 13. Other slave addresses can be accommodated upon request. Contact your ON Semiconductor representative if a different slave address is required.

#### **Table 12. I2C SLAVE ADDRESS**



#### **Table 13. FAN53880 (7 BIT) SLAVE ADDRESS BYTE**



NOTE: READ = 1

 $W$ RITE = 0

*Timing Diagrams*





Normally, data transfer occurs when SCL is LOW. Data is clocked in on the rising edge of SCL. Typically data transitions at or after the subsequent falling edge of SCL to provide ample setup time for the next data bit to be ready before the subsequent rising edge of SCL.



**Figure 30. Data Transfer Timing**

The idle state of the  $I^2C$  bus is SDA and SCL both in the HIGH state. A valid transaction begins with a START condition which occurs when SDA transitions from HIGH to LOW when SCL remains HIGH.



**Figure 31. START Condition**

A valid transaction ends with a STOP condition which occurs when SDA transitions from LOW to HIGH while SCL remains HIGH.



**Figure 32. STOP Condition**

Master Drives A REPEATED START condition is functionally equivalent to a STOP condition followed immediately by a START condition. During a read from the IC, the master issues a REPEATED START after sending the register address and before re−sending the slave address. The REPEATED START is a HIGH to LOW transition on SDA while SCL is HIGH,



**Figure 33. REPEATED START Condition**

#### *Read and Write Transactions*

The FAN53880 supports the following read and write transaction protocols.



**Figure 36. Multiple Register Read Transaction**

## <span id="page-25-0"></span>**REGISTER MAPPING TABLE**

#### **Table 14. REGISTER MAPPING**



#### **Table [14](#page-25-0). REGISTER MAPPING**



## **REGISTER DETAILS**

#### **Table 15. REGISTER DETAILS − 0x00 PRODUCT ID**



## **Table 16. REGISTER DETAILS − 0x01 SILICON REV ID**



## **Table 17. REGISTER DETAILS − 0x02 BUCK**



#### **Table 18. REGISTER DETAILS − 0x03 BOOST**



#### <span id="page-30-0"></span>**Table 19. REGISTER DETAILS − 0x04 LDO1**



#### **Table [19.](#page-30-0) REGISTER DETAILS − 0x04 LDO1**



#### <span id="page-32-0"></span>**Table 20. REGISTER DETAILS − 0x05 LDO2**



#### **Table [20.](#page-32-0) REGISTER DETAILS − 0x05 LDO2**



#### <span id="page-34-0"></span>**Table 21. REGISTER DETAILS − 0x06 LDO3**



#### **Table [21.](#page-34-0) REGISTER DETAILS − 0x06 LDO3**



#### <span id="page-36-0"></span>**Table 22. REGISTER DETAILS − 0x07 LDO4**



#### **Table [22.](#page-36-0) REGISTER DETAILS − 0x07 LDO4**



## <span id="page-38-0"></span>**Table 23. REGISTER DETAILS − 0x08 IOUT**



#### **Table 24. REGISTER DETAILS − 0x09 ENABLE**



## <span id="page-39-0"></span>**Table [24.](#page-38-0) REGISTER DETAILS − 0x09 ENABLE**



## **Table 25. REGISTER DETAILS − 0x0A BOOST\_ENABLE**



## **Table [25.](#page-39-0) REGISTER DETAILS − 0x0A BOOST\_ENABLE**



## **Table 26. REGISTER DETAILS − 0x0B BUCK\_SEQ**



## **Table 27. REGISTER DETAILS − 0x0C LDO12\_SEQ**



## **Table 28. REGISTER DETAILS − 0x0D LDO34\_SEQ**



## **Table 29. REGISTER DETAILS − 0x0E SEQUENCING**



### **Table 30. REGISTER DETAILS − 0x0F DISCHARGE**



#### **Table 31. REGISTER DETAILS − 0x10 RESET**



## **Table 32. REGISTER DETAILS − 0x11 INTERRUPT1**



#### **Table 33. REGISTER DETAILS − 0x12 INTERRUPT2**



## **Table 34. REGISTER DETAILS − 0x13 INTERRUPT3**



### <span id="page-49-0"></span>**Table 35. REGISTER DETAILS − 0x14 STATUS1**



#### **Table 36. REGISTER DETAILS − 0x15 STATUS2**





#### **Table [36.](#page-49-0) REGISTER DETAILS − 0x15 STATUS2**

## <span id="page-51-0"></span>**Table 37. REGISTER DETAILS − 0x16 STATUS3**



#### **Table 38. REGISTER DETAILS − 0x17 MINT1**



## <span id="page-52-0"></span>**Table [38.](#page-51-0) REGISTER DETAILS − 0x17 MINT1**



#### **Table 39. REGISTER DETAILS − 0x18 MINT2**



## <span id="page-53-0"></span>**Table [39.](#page-52-0) REGISTER DETAILS − 0x18 MINT2**



i<br>S

 $\overline{a}$ 

## **Table 40. REGISTER DETAILS − 0x19 MINT3**



## **Table [40.](#page-53-0) REGISTER DETAILS − 0x19 MINT3**



#### **Table 41. REGISTER DETAILS − 0x1A STATUS4**



## **APPLICATION CIRCUIT**

#### **Application Circuit Diagram**





#### **Application Circuit Components**

#### **Table 42. RECOMMENDED EXTERNAL COMPONENTS**



## **Recommended Alternative Components**

## **Table 43. ALTERNATIVE COMPONENTS**



#### **APPLICATION GUIDELINES**

#### *Buck Input Capacitor Considerations*

A minimum capacitance of  $2.2 \mu$ F with ceramic dielectric, input capacitor should be placed as close as possible between the  $V_{IN}$  pin and GND to minimize the parasitic inductance. If a long wire is used to bring power to the IC, additional "bulk" capacitance (electrolytic or tantalum) should be placed between  $C_{IN}$  and the power source lead to reduce the ringing that can occur between the inductance of the power source leads and  $C_{IN}$ .

The effective capacitance value decreases as V<sub>IN</sub> increases due to DC bias effects.

#### *Buck Output Capacitor Considerations*

FAN53880 uses a  $22 \mu$ F, 0402 (1005 metric) for an output capacitor. The effective capacitance of ceramic capacitors decrease as the bias voltage across the capacitor increases. Increasing the output capacitor has no effect on loop stability and therefore to overcome the effects of bias voltage across COUT, the capacitor value can be increased to reduce the output voltage ripple and/or to improve transient response. Output voltage ripple is defined as:

$$
\Delta V_{\text{OUT}} = \Delta I_L \left[ \frac{f_{\text{SW}} \cdot C_{\text{OUT}} \cdot \text{ESR}^2}{2 \cdot D \cdot (1 - D)} + \frac{1}{8 \cdot f_{\text{SW}} \cdot C_{\text{OUT}}} \right]
$$

#### *Buck Inductor Considerations*

The output inductor must meet both the required inductance and the energy−handling capability of the application. The inductor value affects average current limit,

**Table 44.** 

the PWM−to−PFM transition point, output voltage ripple, and efficiency.

The ripple current  $(\Delta I)$  of the regulator is:

$$
\Delta I \approx \frac{V_{OUT}}{V_{IN}} \cdot \left(\frac{V_{IN} - V_{OUT}}{L \cdot f_{SW}}\right)
$$

The maximum average load current,  $I_{MAX(LOAD)}$  is related to the peak current limit,  $I_{LIM(PK)}$ , by the ripple current, given by:

$$
I_{MAX(LOAD)} = I_{LIM(PK)} - \frac{\Delta I}{2}
$$

The FAN53880 is optimized for operation with  $L = 1.0$ uH. The inductor should be rated to maintain at least 80% of its value at  $I_{LIM(PK)}$ . It is recommended to select an inductor where its saturation current is above the  $I_{LIM(PK)}$  value. Efficiency is affected by the inductor DCR and inductance value. Decreasing the inductor value for a given physical size typically decreases the DCR; but because  $\Delta I$  increases, the RMS current increases, as do the core and skin effect losses.

$$
\Delta I \approx \frac{V_{OUT}}{V_{IN}} \cdot \left(\frac{V_{IN} - V_{OUT}}{L \cdot f_{SW}}\right)
$$

The increased RMS current produces higher losses through the  $R_{DS(ON)}$  of the IC MOSFETs, as well as the inductor DCR. Increasing the inductor value produces lower RMS currents, but degrades transient response. For a given physical inductor size, increased inductance usually results in an inductor with lower saturation current and higher DCR.



#### *Boost Input Capacitor Considerations*

The 10  $\mu$ F ceramic 0402 (1005 metric) input capacitor should be placed as close as possible between the  $V_{IN}$  pin and GND to minimize the parasitic inductance. If a long wire is used to bring power to the IC, additional "bulk" capacitance (electrolytic or tantalum) should be placed (on Eval board) between  $C_{IN}$  and the power source lead to reduce the ringing that can occur between the inductance of the power source leads and C<sub>IN</sub>.

The effective capacitance value decreases as V<sub>IN</sub> increases due to DC bias effects.

#### *Boost Output Capacitor*

Output voltage ripple is inversely proportional to  $C_{\text{BST}}$ . During  $t_{ON}$ , when the boost switch is on, all load current is supplied by  $C_{\text{BST}}$ . The maximum  $V_{\text{RIPPLE}}$  occurs when  $V_{\text{IN}}$ is minimum and  $I_{\text{LOAD}}$  is maximum.

It is recommended to use the capacitor shown in either the Recommended External Components or the Alternate Components table. If a different component is chosen, it is important that it's effective capacitance is equal to or greater than that of the Recommended Component. For better ripple performance, additional output capacitance can be added.

#### *Boost Inductor Considerations*

The FAN53880 employs a peak current limiting, so peak inductor current can reach 4 A for a short duration during overload conditions. Saturation effects causes the inductor current ripple to become higher under high loading, as only the peak of the inductor current ripple is controlled.

#### *LDO Input Capacitor Considerations*

If long wires are used to bring power to an evaluation board, additional "bulk" capacitance (electrolytic or tantalum) should be placed (on Eval board) between  $C_{IN}$  and the power source lead to reduce ringing that can occur between the inductance of the power source leads and C<sub>IN</sub>.

The effective capacitance value decreases as V<sub>IN</sub> increases due to DC bias effects. Adding additional capacitance to the minimum recommended ensures reliable operation.

#### *LDO Output Capacitor Considerations*

FAN53880 LDO's are tuned for high load capacitance of 2.2 to 26  $\mu$ F. Total capacitance on the LDO output that is outside this window may result in instability or as a minimum, the LDO not meeting the performance listed in the Electrical and System Characteristics tables. For instance: Adding additional capacitance can slow the soft start when the LDO is enabled but also improves transient response. The effective capacitance of ceramic capacitors decrease as the bias voltage across the capacitor increases.

*Recommended Layout* All Layer Layout



**Figure 38. All Layer Layout**





**Figure 39. Layer 1**

## Layer 2, Ground Plane



**Figure 40. Layer 2, Ground Plane**

Layer 3, Signal Plane



**Figure 41. Layer 3, Signal Plane**

#### Layer 4, Power Plane



**Figure 42. Layer 4, Power Plane**

#### *Layout Considerations*

To minimize spikes for the buck at  $V_{\text{OUT}}$ ,  $C_{\text{OUT}}$  must be placed as close as possible to PGND1 and VOUT, as shown in the recommended layout. For the boost, CIN should be located as close to PGND2 as possible to minimize the spikes and noise generated by the switching node LX2.

For thermal reasons, it is suggested to maximize the pour area for all planes other than SW. Especially the ground pour should be set to fill all available PCB surface area and tied to internal layers with a cluster of thermal vias.

#### **PACKAGE DIMENSIONS**

**WLCSP25 2.16x2.16x0.586** CASE 567QT ISSUE A



#### **Table 45. PRODUCT SPECIFIC DIMENSIONS**

