FGD3040G2-F085C FGB3040G2-F085C

EcoSPARK® 2 Ignition IGBT

300 mJ, 400 V, N-Channel Ignition IGBT

Features

- SCIS Energy = 300 mJ at $T_J = 25$ °C
- Logic Level Gate Drive
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

Applications

- Automotive Ignition Coil Driver Circuits
- High Current Ignition System
- Coil on Plug Application

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Symbol	Parameter	Value	Unit
BV _{CER}	Collector to Emitter Breakdown Voltage (IC = 1 mA)	400	V
BV _{ECS}	Emitter to Collector Voltage – Reverse Battery Condition (IC = 10 mA)	28	V
E _{SCIS25}	ISCIS = 14.2 A, L = 3.0 mHy, RGE = 1 K Ω , T $_{\rm C}$ = 25°C (Note 1)	300	mJ
E _{SCIS150}	ISCIS = 10.8 A, L = 3.0 mHy, RGE = 1 K Ω , T $_{\rm C}$ = 150°C (Note 2)	170	mJ
IC25	Collector Current Continuous at VGE = 5.0 V, T _C = 25°C	41	Α
IC110	Collector Current Continuous at VGE = 5.0 V, T _C = 110°C	25.6	Α
V_{GEM}	Gate to Emitter Voltage Continuous	±10	V
PD	Power Dissipation Total, T _C = 25°C	150	W
	Power Dissipation Derating, $T_C > 25^{\circ}C$	1	W/°C
T _J , T _{STG}	Operating Junction and Storage Temperature	–55 to +175	°C
T_L	Lead Temperature for Soldering Purposes (1/8" from case for 10 s)	300	°C
T _{PKG}	Reflow Soldering according to JESD020C	dering according to 260	
ESD	HBM-Electrostatic Discharge Voltage at 100 pF, 1500 Ω	4	kV
	CDM–Electrostatic Discharge Voltage at 1 Ω	2	kV


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


- Self clamped inductive Switching Energy (ESCIS25) of 300 mJ is based on the test conditions that is starting T_J = 25°C, L = 3 mHy, ISCIS = 14.2 A, VCC = 100 V during inductor charging and VCC = 0 V during time in clamp.
- 2. Self Clamped inductive Switching Energy (ESCIS150) of 170 mJ is based on the test conditions that is starting $T_J = 150^{\circ}\text{C}$, L = 3mHy, ISCIS = 10.8 A, VCC = 100 V during inductor charging and VCC = 0 V during time in clamp.



ON Semiconductor®

www.onsemi.com








DPAK3 CASE 369AS D²PAK-3 CASE 418AJ

MARKING DIAGRAM



Assembly LocationYear

WW = Work Week

XXXX = Device Code

G = Pb-Free Package

ORDERING INFORMATION

See detailed ordering and shipping information on page 2 of this data sheet.

THERMAL RESISTANCE RATINGS

Characteristic		Max	Units
Junction-to-Case - Steady State (Drain)		1	°C/W

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise specified)

Symbol	Parameter	Test Conditions		Min	Тур.	Max.	Units
OFF CHARA	ACTERISTICS						
BV _{CER}	Collector to Emitter Breakdown Voltage	I_{CE} = 2 mA, V_{GE} = 0 V, R_{GE} = 1 k Ω , T_{J} = -40 to 150°C		370	400	430	V
BV _{CES}	Collector to Emitter Breakdown Voltage	I_{CE} = 10 mA, V_{GE} = 0 V, R_{GE} = 0, T_{J} = -40 to 150°C		390	420	450	V
BV _{ECS}	Emitter to Collector Breakdown Voltage	$I_{CE} = -75 \text{ mA}, V_{GE} = 0 \text{ V},$ $T_{J} = 25^{\circ}\text{C}$		28	_	-	V
BV _{GES}	Gate to Emitter Breakdown Voltage	I _{GES} = ±2 mA		±12	±14	-	V
I _{CER}	Collector to Emitter Leakage Current	V _{CE} = 175 V	T _J = 25°C	-	-	25	μΑ
		$R_{GE} = 1 k\Omega$	T _J = 150°C	-	-	1	mA
I _{ECS}	Emitter to Collector Leakage Current	V _{EC} = 24 V	T _J = 25°C	-	-	1	mA
			T _J = 150°C	-	-	40	
R ₁	Series Gate Resistance	<u> </u>		-	120	-	Ω
R ₂	Gate to Emitter Resistance			10K	-	30K	Ω
ON CHARA	CTERISTICS						
V _{CE(SAT)}	Collector to Emitter Saturation Voltage	I _{CE} = 6 A, V _{GE} = 4 V, T _J = 25°C		_	1.15	1.25	V
V _{CE(SAT)}	Collector to Emitter Saturation Voltage	I _{CE} = 10 A, V _{GE} = 4.5 V, T _J = 150°C		_	1.35	1.50	V
V _{CE(SAT)}	Collector to Emitter Saturation Voltage	I _{CE} = 15 A, V _{GE} = 5 V, T _J = 150°C		-	1.68	1.85	٧
OYNAMIC C	HARACTERISTICS			•			•
Q _{G(ON)}	Gate Charge	I _{CE} = 10 A, V _{CE} =	= 12 V, V _{GE} = 5 V	-	21	-	nC
V _{GE(TH)}	Gate to Emitter Threshold Voltage	I _{CE} = 1 mA V _{CE} = V _{GE}	T _J = 25°C	1.3	1.5	2.2	V
			T _J = 150°C	0.75	1.2	1.8	
V_{GEP}	Gate to Emitter Plateau Voltage	V _{CE} = 12 V, I _{CE} = 10 A		-	2.8	-	V
SWITCHING	CHARACTERISTICS						
td _{(ON)R}	Current Turn-On Delay Time-Resistive	V_{CE} = 14 V, R_{L} = 1 Ω, V_{GE} = 5 V, R_{G} = 470 Ω, T_{J} = 25°C		_	0.9	4	μs
t _{rR}	Current Rise Time-Resistive			-	1.9	7	1
td _{(OFF)L}	Current Turn-Off Delay Time-Inductive	$V_{CE} = 300 \text{ V, L} = 1 \text{ mH,} $ $V_{GE} = 5 \text{ V, R}_{G} = 470 \Omega,$		-	4.8	10	
t _{fL}	Current Fall Time-Inductive	I _{CE} = 6.5 A, T _J = 25°C		_	2.0	15	1
				1			

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

PACKAGE MARKING AND ORDERING INFORMATION

Device	Package	Shipping [†]
FGD3040G2-F085C	DPAK (Pb-Free)	2500 Units / Tape & Reel
FGB3040G2-F085C	D ² PAK (Pb-Free)	800 Units / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

TYPICAL CHARACTERISTICS




Figure 1. Self Clamped Inductive Switching Current vs. Time in Clamp




Figure 3. Collector to Emitter On–State Voltage vs. Junction Temperature




Figure 5. Collector to Emitter On–State Voltage vs. Collector Current




Figure 2. Self Clamped Inductive Switching Current vs. Inductance




Figure 4. Collector to Emitter On-State Voltage vs. Junction Temperature




Figure 6. Collector to Emitter On-State Voltage vs. Collector Current

TYPICAL CHARACTERISTICS (continued)




Figure 7. Collector to Emitter On-State Voltage vs. Collector Current




Figure 8. Transfer Characteristics




Figure 9. DC Collector Current vs. Case Temperature




Figure 10. Gate Charge




Figure 11. Threshold Voltage vs. Junction Temperature





Figure 12. Leakage Current vs. Junction Temperature

TYPICAL CHARACTERISTICS (continued)






Figure 13. Switching Time vs. Junction Temperature

Figure 14. Capacitance vs. Collector to Emitter




Figure 15. Break Down Voltage vs. Series Resistance





Figure 16. IGBT Normalized Transient Thermal Impedance, Junction to Case

TEST CIRCUIT AND WAVEFORMS



 $R_{G} = 1K\Omega$ G DUT T V_{CC}

Figure 17. Inductive Switching Test Circuit

Figure 18. t_{ON} and t_{OFF} Switching Test Circuit




Figure 19. Energy Test Circuit




Figure 20. Energy Waveforms

h3

3

-A

L3

Æ

L4





C

(z)

DPAK3 (TO-252 3 LD)CASE 369AS **ISSUE A**

DATE 28 SEP 2022


MILLIMETERS

NOTES: UNLESS OTHERWISE SPECIFIED

- A) THIS PACKAGE CONFORMS TO JEDEC, TO-252, ISSUE C, VARIATION AA.
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONING AND TOLERANCING PER ASME Y14.5M-2009.
- D) SUPPLIER DEPENDENT MOLD LOCKING HOLES OR CHAMFERED
- CORNERS OR EDGE PROTRUSION.

 FOR DIODE PRODUCTS, L4 IS 0.25 MM MAX.

 F) DIMENSIONS ARE EXCLUSIVE OF BURRS,
- MOLD FLASH AND TIE BAR EXTRUSIONS.
- G) LAND PATTERN RECOMMENDATION IS BASED ON IPC7351A STD TO228P991X239-3N.



DETAIL A (ROTATED -90°) SCALE: 12X


	MIN.	NOM.	MAX.	
Α	2.18	2.29	2.39	
A1	0.00	-	0.127	
b	0.64	0.77	0.89	
b2	0.76	0.95	1.14	
b3	5.21	5.34	5.46	
С	0.45	0.53	0.61	
c2	0.45	0.52	0.58	
D	5.97	6.10	6.22	
D1	5.21	_	_	
Е	6.35	6.54	6.73	
E1	4.32	_	_	
е	2.286 BSC			
e1	4.572 BSC			
Н	9.40	9.91	10.41	
L	1.40	1.59	1.78	
L1	2.90 REF			
12	0.51 BSC			


0.89


1.08

1.27

1.02







L4

GENERIC MARKING DIAGRAM*

XXXXXX XXXXXX **AYWWZZ**

XXXX = Specific Device Code

= Assembly Location Α

WW = Work Week

= Assembly Lot Code

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

LAND PATTERN RECOMMENDATION

*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.


DOCUMENT NUMBER:	98AON13810G	Electronic versions are uncontrolled except when accessed directly from the Document Reposito Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DPAK3 (TO-252 3 LD)		PAGE 1 OF 1	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.



D²PAK-3 (TO-263, 3-LEAD) CASE 418AJ ISSUE F

DATE 11 MAR 2021




RECOMMENDED MOUNTING FOOTPRINT

For additional information on our Pb-Free strategy and soldering details, please download the DN Semiconductors Soldering and Mounting Table Semiconductors Manual Table 17 PROBLED


NOTES


- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
- 2. CONTROLLING DIMENSION: INCHES
- 3. CHAMFER OPTIONAL.
- 4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.005 PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY AT DATUM H.
- 5. THERMAL PAD CONTOUR IS OPTIONAL WITHIN DIMENSIONS E, L1, D1, AND E1.
- 6. OPTIONAL MOLD FEATURE.
- 7. ①,② ... DPTIONAL CONSTRUCTION FEATURE CALL DUTS.


	INCHES		MILLIMETERS		
DIM	MIN.	MAX.	MIN.	MAX.	
A	0.160	0.190	4.06	4.83	
A1	0.000	0.010	0.00	0.25	
b	0.020	0.039	0.51	0.99	
С	0.012	0.029	0.30	0.74	
c2	0.045	0.065	1.14	1.65	
D	0.330	0.380	8.38	9.65	
D1	0.260		6.60		
E	0.380	0.420	9.65	10.67	
E1	0.245		6.22		
e	0.100	0.100 BSC		2.54 BSC	
Н	0.575	0.625	14.60	15.88	
L	0.070	0.110	1.78	2.79	
L1		0.066		1.68	
L2		0.070		1.78	
L3	0.010 BSC		0.25 BSC		
м	n•	8.	n•	8.	





VIEW A-A















VIEW A-A

OPTIONAL CONSTRUCTIONS

GENERIC MARKING DIAGRAMS*



XXXXXX = Specific Device Code A = Assembly Location

WL = Wafer Lot
Y = Year
WW = Work Week
W = Week Code (SSG)
M = Month Code (SSG)
G = Pb-Free Package
AKA = Polarity Indicator

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " •", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:

98AON56370E

Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

DESCRIPTION:

D²PAK-3 (TO-263, 3-LEAD)

PAGE 1 OF 1

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.