

FGD3050G2V

EcoSPARK[®] 2 Ignition IGBT

300 mJ, 500 V, N-Channel Ignition IGBT

Features

- SCIS Energy = 300 mJ at $T_J = 25^\circ\text{C}$
- Logic Level Gate Drive
- AEC-Q101 Qualified and PPAP Capable
- These Device is Pb-Free and are RoHS Compliant

Applications

- Automotive Ignition Coil Driver Circuits
- High Current Ignition System
- Coil on Plug Application

MAXIMUM RATINGS ($T_J = 25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Value	Unit
BV_{CER}	Collector to Emitter Breakdown Voltage ($I_C = 1\text{ mA}$)	500	V
BV_{ECS}	Emitter to Collector Voltage – Reverse Battery Condition ($I_C = 10\text{ mA}$)	20	V
E_{SCIS25}	Self Clamping Inductive Switching Energy (Note 1)	300	mJ
$E_{SCIS150}$	Self Clamping Inductive Switching Energy (Note 2)	180	mJ
I_{C25}	Collector Current Continuous at $V_{GE} = 4.0\text{ V}$, $T_C = 25^\circ\text{C}$	32	A
I_{C110}	Collector Current Continuous at $V_{GE} = 4.0\text{ V}$, $T_C = 110^\circ\text{C}$	27	A
V_{GEM}	Gate to Emitter Voltage Continuous	± 10	V
P_D	Power Dissipation Total, $T_C = 25^\circ\text{C}$	150	W
	Power Dissipation Derating, for $T_C > 25^\circ\text{C}$	1.1	W/ $^\circ\text{C}$
T_J	Operating Junction Temperature Range	-40 to $+175$	$^\circ\text{C}$
T_{STG}	Storage Junction Temperature Range	-40 to $+175$	$^\circ\text{C}$
T_L	Max. Lead Temperature for Soldering (Leads at 1.6 mm from case for 10 s)	300	$^\circ\text{C}$
T_{PKG}	Max. Lead Temperature for Soldering (Package Body for 10 s)	260	$^\circ\text{C}$
ESD	Electrostatic Discharge Voltage at 100 pF, 1500 Ω	4	kV



Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Self clamped inductive Switching Energy (E_{SCIS25}) of 335 mJ is based on the test conditions that is starting $T_J = 25^\circ\text{C}$, $L = 3\text{ mH}$, $I_{SCIS} = 14.2\text{ A}$, $R_{GE} = 1\text{ k}\Omega$, $V_{CC} = 100\text{ V}$ during inductor charging and $V_{CC} = 0\text{ V}$ during time in clamp.
2. Self Clamped inductive Switching Energy ($E_{SCIS150}$) of 180 mJ is based on the test conditions that is starting $T_J = 150^\circ\text{C}$, $L = 3\text{ mH}$, $I_{SCIS} = 11\text{ A}$, $R_{GE} = 1\text{ k}\Omega$, $V_{CC} = 100\text{ V}$ during inductor charging and $V_{CC} = 0\text{ V}$ during time in clamp.




ON Semiconductor[®]

www.onsemi.com



DPAK (SINGLE GAUGE)
CASE 369C

MARKING DIAGRAM



A = Assembly Location
Y = Year
WW = Work Week
FGD3050G2 = Device Code
G = Pb-Free Package

ORDERING INFORMATION

See detailed ordering and shipping information on page 2 of this data sheet.

FGD3050G2V

THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Units
Junction-to-Case – Steady State (Drain)	$R_{\theta JC}$	0.9	°C/W

ELECTRICAL CHARACTERISTICS ($T_J = 25^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min	Typ.	Max.	Units	
OFF CHARACTERISTICS							
BV_{CER}	Collector to Emitter Breakdown Voltage	$I_{CE} = 2\text{ mA}$, $V_{GE} = 0\text{ V}$, $R_{GE} = 1\text{ k}\Omega$, $T_J = -40\text{ to }150^\circ\text{C}$	470	–	530	V	
BV_{CES}	Collector to Emitter Breakdown Voltage	$I_{CE} = 10\text{ mA}$, $V_{GE} = 0\text{ V}$, $R_{GE} = 0$, $T_J = -40\text{ to }150^\circ\text{C}$	495	–	555	V	
BV_{ECS}	Emitter to Collector Breakdown Voltage	$I_{CE} = -75\text{ mA}$, $V_{GE} = 0\text{ V}$, $T_J = 25^\circ\text{C}$	20	–	–	V	
BV_{GES}	Gate to Emitter Breakdown Voltage	$I_{GES} = \pm 5\text{ mA}$	± 12	± 14	–	V	
I_{CER}	Collector to Emitter Leakage Current	$V_{CE} = 250\text{ V}$ $R_{GE} = 1\text{ k}\Omega$	$T_J = 25^\circ\text{C}$	–	–	25	μA
			$T_J = 150^\circ\text{C}$	–	–	1	mA
I_{ECS}	Emitter to Collector Leakage Current	$V_{EC} = 15\text{ V}$	$T_J = 25^\circ\text{C}$	–	–	1	mA
			$T_J = 150^\circ\text{C}$	–	–	40	
R_1	Series Gate Resistance		–	111	–	Ω	
R_2	Gate to Emitter Resistance		10K	–	30K	Ω	

ON CHARACTERISTICS (Note 5)

$V_{CE(SAT)}$	Collector to Emitter Saturation Voltage	$I_{CE} = 6\text{ A}$, $V_{GE} = 4\text{ V}$, $T_J = 25^\circ\text{C}$	–	1.1	1.2	V
$V_{CE(SAT)}$	Collector to Emitter Saturation Voltage	$I_{CE} = 10\text{ A}$, $V_{GE} = 4.5\text{ V}$, $T_J = 150^\circ\text{C}$	–	1.3	1.45	V
$V_{CE(SAT)}$	Collector to Emitter Saturation Voltage	$I_{CE} = 15\text{ A}$, $V_{GE} = 4.5\text{ V}$, $T_J = 150^\circ\text{C}$	–	1.6	1.75	V

DYNAMIC CHARACTERISTICS

$Q_{G(ON)}$	Gate Charge	$I_{CE} = 10\text{ A}$, $V_{CE} = 12\text{ V}$, $V_{GE} = 5\text{ V}$	–	22	–	nC	
$V_{GE(TH)}$	Gate to Emitter Threshold Voltage	$I_{CE} = 1\text{ mA}$ $V_{CE} = V_{GE}$	$T_J = 25^\circ\text{C}$	1.3	1.6	2.2	V
			$T_J = 150^\circ\text{C}$	0.75	1.1	1.8	
V_{GEP}	Gate to Emitter Plateau Voltage	$V_{CE} = 12\text{ V}$, $I_{CE} = 10\text{ A}$	–	2.7	–	V	

SWITCHING CHARACTERISTICS

$td_{(ON)R}$	Current Turn-On Delay Time-Resistive	$V_{CE} = 14\text{ V}$, $R_L = 1\text{ }\Omega$, $V_{GE} = 5\text{ V}$, $R_G = 1\text{ K}\Omega$,	–	0.9	4	μs
t_{rR}	Current Rise Time-Resistive		–	1.6	7	
$td_{(OFF)L}$	Current Turn-Off Delay Time-Inductive	$V_{CE} = 300\text{ V}$, $L = 2\text{ mH}$, $V_{GE} = 5\text{ V}$, $R_G = 1\text{ K}\Omega$,	–	5.4	15	
t_{fL}	Current Fall Time-Inductive		–	1.4	15	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

PACKAGE MARKING AND ORDERING INFORMATION

Device Marking	Device	Package	Reel Diameter	Tape Width	Qty [†]
FGD3050G2	FGD3050G2V	DPAK (Pb-Free)	330 mm	16 mm	2500

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

TYPICAL CHARACTERISTICS




Figure 1. Self Clamped Inductive Switching Current vs. Time in Clamp




Figure 2. Self Clamped Inductive Switching Current vs. Inductance




Figure 3. Collector to Emitter On-State Voltage vs. Junction Temperature




Figure 4. Collector to Emitter On-State Voltage vs. Junction Temperature




Figure 5. Collector to Emitter On-State Voltage vs. Collector Current




Figure 6. Collector to Emitter On-State Voltage vs. Collector Current

TYPICAL CHARACTERISTICS (continued)




Figure 7. Collector to Emitter On-State Voltage vs. Collector Current




Figure 8. Transfer Characteristics




Figure 9. DC Collector Current vs. Case Temperature




Figure 10. Gate Charge




Figure 11. Threshold Voltage vs. Junction Temperature




Figure 12. Leakage Current vs. Junction Temperature

FGD3050G2V

TYPICAL CHARACTERISTICS (continued)




Figure 13. Switching Time vs. Junction Temperature




Figure 14. Capacitance vs. Collector to Emitter Voltage




Figure 15. Break down Voltage vs. Series Resistance





Figure 16. IGBT Normalized Transient Thermal Impedance, Junction to Case

FGD3050G2V

SPICE Thermal Model

CTHERM1 th 6 5.7337E-05
CTHERM2 6 5 5.3736E-03
CTHERM3 5 4 1.1141E-03
CTHERM4 4 3 2.8690E-04
CTHERM5 3 2 7.4429E-04
CTHERM6 2 tl 3.7019E-03

RTHERM1 th 6 6.6403E-03
RTHERM2 6 5 5.8449E-01
RTHERM3 5 4 5.3930E-02
RTHERM4 4 3 9.2492E-03
RTHERM5 3 2 1.5794E-02
RTHERM6 2 tl 1.7974E-01



MECHANICAL CASE OUTLINE

PACKAGE DIMENSIONS

ON Semiconductor®



SCALE 1:1

DPAK (SINGLE GAUGE)

CASE 369C

ISSUE F

DATE 21 JUL 2015



NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: INCHES.
3. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS b3, L3 and Z.
4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE.
5. DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
6. DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.
7. OPTIONAL MOLD FEATURE.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.086	0.094	2.18	2.38
A1	0.000	0.005	0.00	0.13
b	0.025	0.035	0.63	0.89
b2	0.028	0.045	0.72	1.14
b3	0.180	0.215	4.57	5.46
c	0.018	0.024	0.46	0.61
c2	0.018	0.024	0.46	0.61
D	0.235	0.245	5.97	6.22
E	0.250	0.265	6.35	6.73
e	0.090 BSC		2.29 BSC	
H	0.370	0.410	9.40	10.41
L	0.055	0.070	1.40	1.78
L1	0.114 REF		2.90 REF	
L2	0.020 BSC		0.51 BSC	
L3	0.035	0.050	0.89	1.27
L4	---	0.040	---	1.01
Z	0.155	---	3.93	---

GENERIC MARKING DIAGRAM*



- XXXXXX = Device Code
- A = Assembly Location
- L = Wafer Lot
- Y = Year
- WW = Work Week
- G = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking.

- | | | | | |
|---|---|--|--|---|
| <p>STYLE 1:</p> <p>PIN 1. BASE</p> <p>2. COLLECTOR</p> <p>3. EMITTER</p> <p>4. COLLECTOR</p> | <p>STYLE 2:</p> <p>PIN 1. GATE</p> <p>2. DRAIN</p> <p>3. SOURCE</p> <p>4. DRAIN</p> | <p>STYLE 3:</p> <p>PIN 1. ANODE</p> <p>2. CATHODE</p> <p>3. ANODE</p> <p>4. CATHODE</p> | <p>STYLE 4:</p> <p>PIN 1. CATHODE</p> <p>2. ANODE</p> <p>3. GATE</p> <p>4. ANODE</p> | <p>STYLE 5:</p> <p>PIN 1. GATE</p> <p>2. ANODE</p> <p>3. CATHODE</p> <p>4. ANODE</p> |
| <p>STYLE 6:</p> <p>PIN 1. MT1</p> <p>2. MT2</p> <p>3. GATE</p> <p>4. MT2</p> | <p>STYLE 7:</p> <p>PIN 1. GATE</p> <p>2. COLLECTOR</p> <p>3. EMITTER</p> <p>4. COLLECTOR</p> | <p>STYLE 8:</p> <p>PIN 1. N/C</p> <p>2. CATHODE</p> <p>3. ANODE</p> <p>4. CATHODE</p> | <p>STYLE 9:</p> <p>PIN 1. ANODE</p> <p>2. CATHODE</p> <p>3. RESISTOR ADJUST</p> <p>4. CATHODE</p> | <p>STYLE 10:</p> <p>PIN 1. CATHODE</p> <p>2. ANODE</p> <p>3. CATHODE</p> <p>4. ANODE</p> |

SOLDERING FOOTPRINT*



SCALE 3:1 (mm / inches)

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON10527D	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
DESCRIPTION:	DPAK (SINGLE GAUGE)	PAGE 1 OF 1

ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.