

# **Please note that Cypress is an Infineon Technologies Company.**

The document following this cover page is marked as "Cypress" document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

# **Continuity of document content**

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

# **Continuity of ordering part numbers**

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.

www.infineon.com



# 1-Mbit (128K  $\times$  8) Serial (I<sup>2</sup>C) F-RAM

### **Features**

- 1-Mbit ferroelectric random access memory (F-RAM) logically organized as 128K × 8
	- $\Box$  High-endurance 100 trillion (10<sup>14</sup>) read/writes
	- ❐ 151-year data retention (See [Data Retention and Endurance](#page-13-0) [on page 13](#page-13-0))
	- ❐ NoDelay™ writes
	- ❐ Advanced high-reliability ferroelectric process
- **E** Fast two-wire Serial interface  $(I^2C)$ 
	- ❐ Up to 3.4-MHz frequency
	- **□ Direct hardware replacement for serial (I<sup>2</sup>C) EEPROM**
	- ❐ Supports legacy timings for 100 kHz and 400 kHz
- Device ID and Serial Number ❐ Manufacturer ID and Product ID ❐ Unique Serial Number (FM24VN10)
- Low power consumption □ 175 µA active current at 100 kHz  $\Box$  90  $\mu$ A (typ) standby current  $\Box$  5  $\mu$ A (typ) sleep mode current
- **Low-voltage operation:**  $V_{DD}$  **= 2.0 V to 3.6 V**
- Industrial temperature:  $-40$  °C to +85 °C
- 8-pin small outline integrated circuit (SOIC) package
- Restriction of hazardous substances (RoHS) compliant

### <span id="page-1-0"></span>**Functional Description**

The FM24V10 is a 1-Mbit nonvolatile memory employing an advanced ferroelectric process. A ferroelectric random access memory or F-RAM is nonvolatile and performs reads and writes similar to a RAM. It provides reliable data retention for 151 years while eliminating the complexities, overhead, and system-level reliability problems caused by EEPROM and other nonvolatile memories.

Unlike EEPROM, the FM24V10 performs write operations at bus speed. No write delays are incurred. Data is written to the memory array immediately after each byte is successfully transferred to the device. The next bus cycle can commence without the need for data polling. In addition, the product offers substantial write endurance compared with other nonvolatile memories. Also, F-RAM exhibits much lower power during writes than EEPROM since write operations do not require an internally elevated power supply voltage for write circuits. The FM24V10 is capable of supporting  $10^{14}$  read/write cycles, or 100 million times more write cycles than EEPROM.

These capabilities make the FM24V10 ideal for nonvolatile memory applications, requiring frequent or rapid writes. Examples range from data logging, where the number of write cycles may be critical, to demanding industrial controls where the long write time of EEPROM can cause data loss. The combination of features allows more frequent data writing with less overhead for the system.

The FM24V10 provides substantial benefits to users of serial  $(I<sup>2</sup>C)$  EEPROM as a hardware drop-in replacement. The FM24VN10 is offered with a unique serial number that is read-only and can be used to identify a board or system. Both devices incorporate a read-only Device ID that allows the host to determine the manufacturer, product density, and product revision. The device specifications are guaranteed over an industrial temperature range of  $-40$  °C to +85 °C.

Address Latch 128 K x 8 F-RAM Array Data Latch 8 SDA Counter Serial to Parallel Converter Control Logic SCI **ME** A2-A1 Device ID and Serial Number 8 .<br>17 8 **Logic Block Diagram**

For a complete list of related documentation, click [here](http://www.cypress.com/?rID=73495).

Errata: STOP condition is optional for sleep mode entry. For more information, see [Errata on page 19](#page-19-0). Details include errata trigger conditions, scope of impact, available workarounds, and silicon revision applicability.

**Cypress Semiconductor Corporation** • 198 Champion Court • San Jose, CA 95134-1709 • 408-943-2600 Document Number: 001-84463 Rev. \*J Revised December 26, 2018



# **Contents**







# <span id="page-3-0"></span>**Pinout**

### **Figure 1. 8-pin SOIC pinout**



# <span id="page-3-1"></span>**Pin Definitions**





### <span id="page-4-0"></span>**Functional Overview**

The FM24V10 is a serial F-RAM memory. The memory array is logically organized as 131,072 × 8 bits and is accessed using an industry-standard I<sup>2</sup>C interface. The functional operation of the F-RAM is similar to serial ( $1^2C$ ) EEPROM. The major difference between the FM24V10 and a serial  $(I^2C)$  EEPROM with the same pinout is the F-RAM's superior write performance, high endurance, and low power consumption.

### <span id="page-4-1"></span>**Memory Architecture**

When accessing the FM24V10, the user addresses 128K locations of eight data bits each. These eight data bits are shifted in or out serially. The addresses are accessed using the  $1^2C$ protocol, which includes a slave address (to distinguish other non-memory devices), a page select bit, and a two-byte address. The 17-bit address consists of a page select bit followed by 16-bits. The complete address of 17-bits specifies each byte address uniquely.

The access time for the memory operation is essentially zero, beyond the time needed for the serial protocol. That is, the memory is read or written at the speed of the  $1^2C$  bus. Unlike a serial  $(I<sup>2</sup>C)$  EEPROM, it is not necessary to poll the device for a

ready condition because writes occur at bus speed. By the time a new bus transaction can be shifted into the device, a write operation is complete. This is explained in more detail in the interface section.

# <span id="page-4-2"></span>**I 2C Interface**

The FM24V10 employs a bi-directional  $I^2C$  bus protocol using few pins or board space. [Figure 2](#page-4-5) illustrates a typical system configuration using the FM24V10 in a microcontroller-based system. The industry standard  $I^2C$  bus is familiar to many users but is described in this section.

By convention, any device that is sending data onto the bus is the transmitter while the target device for this data is the receiver. The device that is controlling the bus is the master. The master is responsible for generating the clock signal for all operations. Any device on the bus that is being controlled is a slave. The FM24V10 is always a slave device.

The bus protocol is controlled by transition states in the SDA and SCL signals. There are four conditions including START, STOP, data bit, or acknowledge. [Figure 3 on page 5](#page-5-2) and [Figure 4 on](#page-5-3) [page 5](#page-5-3) illustrates the signal conditions that specify the four states. Detailed timing diagrams are shown in the electrical specifications section.

### Figure 2. System Configuration using Serial (I<sup>2</sup>C) nvSRAM

<span id="page-4-5"></span>

### <span id="page-4-3"></span>**STOP Condition (P)**

A STOP condition is indicated when the bus master drives SDA from LOW to HIGH while the SCL signal is HIGH. All operations using the FM24V10 should end with a STOP condition. If an operation is in progress when a STOP is asserted, the operation will be aborted. The master must have control of SDA in order to assert a STOP condition.

### <span id="page-4-4"></span>**START Condition (S)**

A START condition is indicated when the bus master drives SDA from HIGH to LOW while the SCL signal is HIGH. All commands should be preceded by a START condition. An operation in progress can be aborted by asserting a START condition at any time. Aborting an operation using the START condition will ready the FM24V10 for a new operation.

If during operation the power supply drops below the specified  $V<sub>DD</sub>$  minimum, the system should issue a START condition prior to performing another operation.



<span id="page-5-2"></span>



<span id="page-5-3"></span>

#### <span id="page-5-0"></span>**Data/Address Transfer**

All data transfers (including addresses) take place while the SCL signal is HIGH. Except under the three conditions described above, the SDA signal should not change while SCL is HIGH.

#### <span id="page-5-1"></span>**Acknowledge/No-acknowledge**

**PRESS** 

The acknowledge takes place after the 8th data bit has been transferred in any transaction. During this state the transmitter should release the SDA bus to allow the receiver to drive it. The receiver drives the SDA signal LOW to acknowledge receipt of the byte. If the receiver does not drive SDA LOW, the condition is a no-acknowledge and the operation is aborted.

The receiver would fail to acknowledge for two distinct reasons. First is that a byte transfer fails. In this case, the no-acknowledge ceases the current operation so that the device can be addressed again. This allows the last byte to be recovered in the event of a communication error.

Second and most common, the receiver does not acknowledge to deliberately end an operation. For example, during a read operation, the FM24V10 will continue to place data onto the bus as long as the receiver sends acknowledges (and clocks). When a read operation is complete and no more data is needed, the receiver must not acknowledge the last byte. If the receiver acknowledges the last byte, this will cause the FM24V10 to attempt to drive the bus on the next clock while the master is sending a new command such as STOP.







#### <span id="page-6-0"></span>**Slave Device Address**

The first byte that the FM24V10 expects after a START condition is the slave address. As shown in [Figure 6,](#page-6-6) the slave address contains the device type or slave ID, the device select address bits, a page select bit, and a bit that specifies if the transaction is a read or a write.

Bits 7–4 are the device type (slave ID) and should be set to 1010b for the FM24V10. These bits allow other function types to reside on the  $I^2C$  bus within an identical address range. Bits 3–2 are the device select address bits. They must match the corresponding value on the external address pins to select the device. Up to four FM24V10 devices can reside on the same  $I^2C$  bus by assigning a different address to each. Bit 1 is the page select bit and is effectively the address MSB, A16. It specifies the 64K-byte block of memory that is targeted for the current operation. Bit 0 is the read/write bit  $(R/\overline{W})$ . R/ $\overline{W}$  = '1' indicates a read operation and R/W = '0' indicates a write operation.

#### <span id="page-6-6"></span>**Figure 6. Memory Slave Device Address**



#### <span id="page-6-1"></span>**High Speed Mode (Hs-mode)**

The FM24V10 supports a 3.4-MHz high speed mode. A master code (00001XXXb) must be issued to place the device into high speed mode. Communication between master and slave will then be enabled for speeds up to 3.4-MHz. A STOP condition will exit Hs-mode. Single- and multiple-byte reads and writes are supported.

#### **Figure 7. Data transfer format in Hs-mode**



### <span id="page-6-2"></span>**Addressing Overview**

After the FM24V10 (as receiver) acknowledges the slave address, the master can place the memory address on the bus for a write operation. The address requires a 1-bit page select and two bytes. Since the device uses 17-bit address, the page select bit is the MSB of the address followed by the remaining 16-bit address. The complete 17-bit address is latched internally. Each access causes the latched address value to be incremented automatically. The current address is the value that is held in the latch; either a newly written value or the address following the last access. The current address will be held for as long as power remains or until a new value is written. Reads always use the current address. A random read address can be loaded by beginning a write operation as explained below.

After transmission of each data byte, just prior to the acknowledge, the FM24V10 increments the internal address latch. This allows the next sequential byte to be accessed with no additional addressing. After the last address (1FFFFh) is reached, the address latch will roll over to 00000h. There is no limit to the number of bytes that can be accessed with a single read or write operation.

#### <span id="page-6-3"></span>**Data Transfer**

After the address bytes have been transmitted, data transfer between the bus master and the FM24V10 can begin. For a read operation the FM24V10 will place 8 data bits on the bus then wait for an acknowledge from the master. If the acknowledge occurs, the FM24V10 will transfer the next sequential byte. If the acknowledge is not sent, the FM24V10 will end the read operation. For a write operation, the FM24V10 will accept 8 data bits from the master then send an acknowledge. All data transfer occurs MSB (most significant bit) first.

### <span id="page-6-4"></span>**Memory Operation**

The FM24V10 is designed to operate in a manner very similar to other I<sup>2</sup>C interface memory products. The major differences result from the higher performance write capability of F-RAM technology. These improvements result in some differences between the FM24V10 and a similar configuration EEPROM during writes. The complete operation for both writes and reads is explained below.

#### <span id="page-6-5"></span>**Write Operation**

All writes begin with a slave address, then a memory address. The bus master indicates a write operation by setting the LSB of the slave address (R/W bit) to a '0'. After addressing, the bus master sends each byte of data to the memory and the memory generates an acknowledge condition. Any number of sequential bytes may be written. If the end of the address range is reached internally, the address counter will wrap from 1FFFFh to 00000h.

Unlike other nonvolatile memory technologies, there is no effective write delay with F-RAM. Since the read and write access times of the underlying memory are the same, the user experiences no delay through the bus. The entire memory cycle occurs in less time than a single bus clock. Therefore, any operation including read or write can occur immediately following a write. Acknowledge polling, a technique used with EEPROMs to determine if a write is complete is unnecessary and will always return a ready condition.



Internally, an actual memory write occurs after the 8th data bit is transferred. It will be complete before the acknowledge is sent. Therefore, if the user desires to abort a write without altering the memory contents, this should be done using START or STOP condition prior to the 8th data bit. The FM24V10 uses no page buffering.

The memory array can be write-protected using the WP pin. Setting the WP pin to a HIGH condition  $(V_{DD})$  will write-protect all addresses. The FM24V10 will not acknowledge data bytes that are written to protected addresses. In addition, the address counter will not increment if writes are attempted to these addresses. Setting WP to a LOW state  $(V_{SS})$  will disable the write protect. WP is pulled down internally.

[Figure 8](#page-7-1) and [Figure 9](#page-7-2) below illustrate a single-byte and multiple-byte write cycles in F/S mode. [Figure 10](#page-7-3) below illustrate a single-byte write cycles in Hs mode.

**Figure 8. Single-Byte Write** 

<span id="page-7-2"></span><span id="page-7-1"></span>

#### <span id="page-7-3"></span><span id="page-7-0"></span>**Read Operation**

There are two basic types of read operations. They are current address read and selective address read. In a current address read, the FM24V10 uses the internal address latch to supply the address. In a selective read, the user performs a procedure to set the address to a specific value.

#### *Current Address & Sequential Read*

As mentioned above the FM24V10 uses an internal latch to supply the address for a read operation. A current address read uses the existing value in the address latch as a starting place for the read operation. The system reads from the address immediately following that of the last operation.

To perform a current address read, the bus master supplies a slave address with the LSB set to a '1'. This indicates that a read operation is requested. After receiving the complete slave address, the FM24V10 will begin shifting out data from the current address on the next clock. The current address is the value held in the internal address latch.

Beginning with the current address, the bus master can read any number of bytes. Thus, a sequential read is simply a current address read with multiple byte transfers. After each byte the internal address counter will be incremented.

**Note** Each time the bus master acknowledges a byte, this indicates that the FM24V10 should read out the next sequential byte.



There are four ways to properly terminate a read operation. Failing to properly terminate the read will most likely create a bus contention as the FM24V10 attempts to read out additional data onto the bus. The four valid methods are:

- <span id="page-8-0"></span>1. The bus master issues a no-acknowledge in the 9th clock cycle and a STOP in the 10th clock cycle. This is illustrated in the diagrams below. This is preferred.
- 2. The bus master issues a no-acknowledge in the 9th clock cycle and a START in the 10th.
- 3. The bus master issues a STOP in the 9th clock cycle.
- 4. The bus master issues a START in the 9th clock cycle.

If the internal address reaches 1FFFFh, it will wrap around to 00000h on the next read cycle. [Figure 11](#page-8-0) and [Figure 12](#page-8-1) below show the proper operation for current address reads.

**Figure 11. Current Address Read**



**Figure 12. Sequential Read**

<span id="page-8-1"></span>







#### *Selective (Random) Read*

There is a simple technique that allows a user to select a random address location as the starting point for a read operation. This involves using the first three bytes of a write operation to set the internal address followed by subsequent read operations.

To perform a selective read, the bus master sends out the slave address with the LSB (R/W) set to 0. This specifies a write operation. According to the write protocol, the bus master then sends the address bytes that are loaded into the internal address latch. After the FM24V10 acknowledges the address, the bus master issues a START condition. This simultaneously aborts the write operation and allows the read command to be issued with the slave address LSB set to a '1'. The operation is now a current address read.

**Figure 14. Selective (Random) Read**



#### <span id="page-9-0"></span>**Sleep Mode**

A low power mode called Sleep Mode is implemented on the FM24V10 device. The device will enter this low power state when the Sleep command 86h is clocked-in. Sleep Mode entry can be entered as follows:

- 1. The master sends a START command.
- 2. The master sends Reserved Slave ID F8h.
- 3. The FM24V10 sends an ACK.
- 4. The master sends the  $1^2C$ -bus slave address of the slave device it needs to identify. The last bit is a 'Don't care' value (page select and R/W bits). Only one device must acknowledge this byte (the one that has the  $I<sup>2</sup>C$ -bus slave address).
- 5. The FM24V10 sends an ACK.
- 6. The master sends a Re-START command.
- 7. The master sends Reserved Slave ID 86h.
- 8. The FM24V10 sends an ACK.
- 9. The master sends STOP to ensure the device enters sleep mode.

**Note** Errata: Step 9 - Sending STOP is an optional step for FM24V10. The FM24V10 starts entering the Sleep mode from step 8 and releases the SDA line when in the Sleep mode. The LOW to HIGH transition on the SDA line when  $1^2C$  clock is HIGH generates an unintended STOP. For more information, see [Errata on page 19](#page-19-0).

Once in sleep mode, the device draws  $I_{ZZ}$  current, but the device continues to monitor the  $I^2C$  pins. Once the master sends a Slave Address that the FM24V10 identifies, it will "wakeup" and be ready for normal operation within  $t_{REC}$  time. As an alternative method of determining when the device is ready, the master can send read or write commands and look for an ACK. While the device is waking up, it will NACK the master until it is ready.

#### **Figure 15. Sleep Mode Entry**



### <span id="page-9-1"></span>**Device ID**

The FM24V10 device incorporates a means of identifying the device by providing three bytes of data, which are manufacturer ID, product ID, and die revision. The Device ID is read-only. It can be accessed as follows:

- 1. The master sends a START command.
- 2. The master sends Reserved Slave ID F8h.
- 3. The FM24V10 sends an ACK.
- 4. The master sends the  $I^2C$ -bus slave address of the slave device it needs to identify. The last bit is a 'Don't care' value (page select and R/W bits). Only one device must acknowledge this byte (the one that has the  $I^2C$ -bus slave address).
- 5. The FM24V10 sends an ACK.
- 6. The master sends a Re-START command.
- 7. The master sends Reserved Slave ID F9h.
- 8. The FM24V10 sends an ACK.
- 9. The Device ID Read can be done, starting with the 12 manufacturer bits, followed by the 9 device identification bits, and then the 3 die revision bits.
- 10.The master ends the Device ID read sequence by NACKing the last byte, thus resetting the slave device state machine and allowing the master to send the STOP command.

**Note** The reading of the Device ID can be stopped anytime by sending a NACK command.



#### **Table 1. Device ID**



**Note** Product ID bit 4 = S/N, Product ID bit 0 = reserved.



# <span id="page-10-0"></span>**Unique Serial Number (FM24VN10 only)**

The FM24VN10 device also incorporates a read-only 8-byte serial number. It can be used to uniquely identify a pc board or system. The serial number includes a 40-bit unique number, an 8-bit CRC, and a 16-bit number that can be defined upon request by the customer. If a customer-specific number is not requested, the 16-bit Customer Identifier is 0000h. The 8 bytes of data are accessed via a slave address sequence similar to the Device ID. The serial number can be read by the system as follows:

- 1. The master sends a START command
- 2. The master sends Reserved Slave ID F8h

**Table 2. 8-Byte Serial Number (read-only)**

- 3. The FM24VN10 sends an ACK.
- 4. The master sends the  $1^2C$ -bus slave address of the slave device it needs to identify. The last two bits are 'Don't care' values. Only one device must acknowledge this byte (the one that has the  $I^2C$ -bus slave address).
- 5. The FM24VN10 sends an ACK.
- 6. The master sends a Re-START command
- 7. The master sends Reserved Slave ID CDh to read the serial number.
- 8. The FM24VN10 sends an ACK.
- 9. The master ends the serial number read sequence by NACKing the last byte, thus resetting the slave device state machine and allowing the master to send the STOP command.

The 8-bit CRC value can be used to compare to the value calculated by the controller. If the two values match, then the communication between slave and master was performed without errors. The function (shown in [Function to Calculate CRC on](#page-11-0) [page 11\)](#page-11-0) is used to calculate the CRC value. To perform the calculation, 7 bytes of data are filled into a memory buffer in the same order as they are read from the part - i.e. byte7, byte6, byte5, byte4, byte3, byte2, byte1 of the serial number. The calculation is performed on the 7 bytes, and the result should match the final byte out from the part which is byte0, the 8-bit CRC value.



**Note** Contact factory for requesting a customer identifier number.







{

### <span id="page-11-0"></span>**Function to Calculate CRC**

BYTE calcCRC8( BYTE\* pData, int nBytes )

```
 static BYTE crctable[256] = {
```
0x00, 0x07, 0x0E, 0x09, 0x1C, 0x1B, 0x12, 0x15, 0x38, 0x3F, 0x36, 0x31, 0x24, 0x23, 0x2A, 0x2D, 0x70, 0x77, 0x7E, 0x79, 0x6C, 0x6B, 0x62, 0x65, 0x48, 0x4F, 0x46, 0x41, 0x54, 0x53, 0x5A, 0x5D, 0xE0, 0xE7, 0xEE, 0xE9, 0xFC, 0xFB, 0xF2, 0xF5, 0xD8, 0xDF, 0xD6, 0xD1, 0xC4, 0xC3, 0xCA, 0xCD, 0x90, 0x97, 0x9E, 0x99, 0x8C, 0x8B, 0x82, 0x85, 0xA8, 0xAF, 0xA6, 0xA1, 0xB4, 0xB3, 0xBA, 0xBD, 0xC7, 0xC0, 0xC9, 0xCE, 0xDB, 0xDC, 0xD5, 0xD2, 0xFF, 0xF8, 0xF1, 0xF6, 0xE3, 0xE4, 0xED, 0xEA, 0xB7, 0xB0, 0xB9, 0xBE, 0xAB, 0xAC, 0xA5, 0xA2, 0x8F, 0x88, 0x81, 0x86, 0x93, 0x94, 0x9D, 0x9A, 0x27, 0x20, 0x29, 0x2E, 0x3B, 0x3C, 0x35, 0x32, 0x1F, 0x18, 0x11, 0x16, 0x03, 0x04, 0x0D, 0x0A, 0x57, 0x50, 0x59, 0x5E, 0x4B, 0x4C, 0x45, 0x42, 0x6F, 0x68, 0x61, 0x66, 0x73, 0x74, 0x7D, 0x7A, 0x89, 0x8E, 0x87, 0x80, 0x95, 0x92, 0x9B, 0x9C, 0xB1, 0xB6, 0xBF, 0xB8, 0xAD, 0xAA, 0xA3, 0xA4, 0xF9, 0xFE, 0xF7, 0xF0, 0xE5, 0xE2, 0xEB, 0xEC, 0xC1, 0xC6, 0xCF, 0xC8, 0xDD, 0xDA, 0xD3, 0xD4, 0x69, 0x6E, 0x67, 0x60, 0x75, 0x72, 0x7B, 0x7C, 0x51, 0x56, 0x5F, 0x58, 0x4D, 0x4A, 0x43, 0x44, 0x19, 0x1E, 0x17, 0x10, 0x05, 0x02, 0x0B, 0x0C, 0x21, 0x26, 0x2F, 0x28, 0x3D, 0x3A, 0x33, 0x34, 0x4E, 0x49, 0x40, 0x47, 0x52, 0x55, 0x5C, 0x5B, 0x76, 0x71, 0x78, 0x7F, 0x6A, 0x6D, 0x64, 0x63, 0x3E, 0x39, 0x30, 0x37, 0x22, 0x25, 0x2C, 0x2B, 0x06, 0x01, 0x08, 0x0F, 0x1A, 0x1D, 0x14, 0x13, 0xAE, 0xA9, 0xA0, 0xA7, 0xB2, 0xB5, 0xBC, 0xBB, 0x96, 0x91, 0x98, 0x9F, 0x8A, 0x8D, 0x84, 0x83, 0xDE, 0xD9, 0xD0, 0xD7, 0xC2, 0xC5, 0xCC, 0xCB, 0xE6, 0xE1, 0xE8, 0xEF, 0xFA, 0xFD, 0xF4, 0xF3

```
 };
```
BYTE  $\text{crc} = 0$ :

```
.................... while( nBytes-- ) crc = crctable[crc ^ *pData++];
return crc;
```

```
}
```


# <span id="page-12-0"></span>**Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. These user guidelines are not tested.





\* Exception: The "V<sub>IN</sub> < V<sub>DD</sub> + 1.0 V" restriction does not apply to the SCL and SDA inputs.

### <span id="page-12-1"></span>**Operating Range**



# <span id="page-12-2"></span>**DC Electrical Characteristics**

Over the [Operating Range](#page-12-1)



#### **Notes**

<span id="page-12-3"></span>

<span id="page-12-4"></span>1. Typical values are at 25 °C, V<sub>DD</sub> = V<sub>DD</sub> (typ). Not 100% tested.<br>2. The input pull-down circuit is strong (50 kΩ) when the input voltage is below V<sub>IL</sub> and weak (1 MΩ) when the input voltage is above V<sub>IH</sub>.



# <span id="page-13-0"></span>**Data Retention and Endurance**



### <span id="page-13-1"></span>**Capacitance**



### <span id="page-13-2"></span>**Thermal Resistance**



### <span id="page-13-6"></span><span id="page-13-3"></span>**AC Test Loads and Waveforms**





# <span id="page-13-4"></span>**AC Test Conditions**



<span id="page-13-5"></span>3. These parameters are guaranteed by design and are not tested.



# <span id="page-14-0"></span>**AC Switching Characteristics**

### Over the [Operating Range](#page-12-1)





#### **Notes**

- <span id="page-14-1"></span>4. Test conditions assume signal transition time of 10 ns or less, timing reference levels of V<sub>DD</sub>/2, input pulse levels of 0 to V<sub>DD</sub>(typ), and output loading of the specified<br>I<sub>OL</sub> and load capacitance shown in Figure
- <span id="page-14-2"></span>
- <span id="page-14-3"></span>The speed-related specifications are guaranteed characteristic points along a continuous curve of operation from DC to  $f_{SCL}$  (max).
- <span id="page-14-4"></span>7. In Hs-mode and V<sub>DD</sub> < 2.7 V, the t<sub>SU:DAT</sub> (min.) spec is 15 ns.<br>8. These parameters are guaranteed by design and are not tested.
- <span id="page-14-5"></span>



# <span id="page-15-0"></span>**Power Cycle Timing**

### Over the [Operating Range](#page-12-1)



### **Figure 21. Power Cycle Timing**



**Notes**

<span id="page-15-1"></span>9. Slope measured at any point on the V<sub>DD</sub> waveform.<br>10. Guaranteed by design.

<span id="page-15-2"></span>



# <span id="page-16-0"></span>**Ordering Information**



All these parts are Pb-free. Contact your local Cypress sales representative for availability of these parts.

### <span id="page-16-1"></span>**Ordering Code Definitions**





# <span id="page-17-0"></span>**Package Diagram**

**Figure 22. 8-pin SOIC (150 Mils) Package Outline, 51-85066**

- 1. DIMENSIONS IN INCHES[MM] MIN.<br>MAX.
- 2. PIN 1 ID IS OPTIONAL, ROUND ON SINGLE LEADFRAME<br>ROUND ON SINGLE LEADFRAME<br>RECTANGULAR ON MATRIX LEADFRAME
- 3 REFERENCE JEDEC MS-012
- 4 PACKAGE WEIGHT 0 07gms







51-85066 \*I





# <span id="page-18-0"></span>**Acronyms Document Conventions**

### <span id="page-18-2"></span><span id="page-18-1"></span>**Units of Measure**





### <span id="page-19-0"></span>**Errata**

This document describes the errata for the serial  $1^2C$  F-RAM FM24V10/FM24VN10 (1-Mbit) product. Details include errata trigger conditions, scope of impact, available workarounds, and silicon revision applicability. Compare this document to the device's datasheet for a complete functional description.

Contact your local Cypress Sales Representative if you have questions. You can also send your related queries directly to cypressfram@cypress.com.

### <span id="page-19-1"></span>**Part Numbers Affected**



### <span id="page-19-2"></span>**FM24V10/FM24VN10 I2C F-RAM Qualification Status**

Production parts.

### <span id="page-19-3"></span>**FM24V10/FM25VN10 Errata Summary**

The following table defines the errata applicability to available FM24V10/FM24VN10 devices.



### <span id="page-19-4"></span>**1. The I2C F-RAM enters Sleep mode without the STOP condition**

#### ■ **Problem Definition**

When the I<sup>2</sup>C master sends the last Reserved Slave ID (86h) of the Sleep command sequence, as shown in [Figure 23](#page-19-5), the I<sup>2</sup>C F-RAM returns an acknowledgement (ACK) and releases the SDA line after the rising edge of the 9th clock. If this LOW to HIGH transition on the SDA line happens when the  $I<sup>2</sup>C$  clock is HIGH, it artificially generates an unintended STOP.

### **Figure 23. I2C F-RAM Sleep Cycle**

<span id="page-19-5"></span>



#### ■ **Parameters Affected**

None of the existing parameters are affected.

#### ■ **Trigger Condition(S)**

The I<sup>2</sup>C master sends the last Reserved Slave ID (86h) of the Sleep command and receives an ACK from the I<sup>2</sup>C F-RAM. The I<sup>2</sup>C F-RAM starts entering the Sleep mode from the 9th rising edge of the I<sup>2</sup>C clock and releases the SDA line when in the Sleep mode. The LOW to HIGH transition on the SDA line when  $I^2C$  clock is HIGH generates an unintended STOP.

#### ■ **Scope of Impact**

The ongoing I<sup>2</sup>C communication can be disrupted due to unintended STOP generated by the I<sup>2</sup>C F-RAM slave.

#### ■ Workaround

This issue can be mitigated by implementing one of the following two methods:

- $\Box$  The I<sup>2</sup>C master ignores any unintended STOP generated by the I<sup>2</sup>C F-RAM slave.
- □ The I cmaster latches the ACK on the 9th rising edge of the I <sup>2</sup>C clock and starts driving the SDA line LOW. This will ensure when the I2C F-RAM enters Sleep and releases the SDA line; it still remains LOW driven by the I2C master. This will prevent unintended LOW to HIGH transition when SCL is LOW.

#### ■ **Fix Status**

This issue is applicable to all the existing  $I^2C$  F-RAM parts shown in this errata. The existing parts are in production status and will continue serving with errata. There is no plan to fix this issue in the existing silicon.



# <span id="page-21-0"></span>**Document History Page**

# Document Title: FM24V10, 1-Mbit (128K × 8) Serial (I<sup>2</sup>C) F-RAM





# **Document History Page (continued)**

