

Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as "Cypress" document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

Continuity of document content

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

Continuity of ordering part numbers

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.

www.infineon.com



4-Kbit (512 × 8) Serial (SPI) F-RAM

Features

- 4-Kbit ferroelectric random access memory (F-RAM) logically organized as 512 × 8
 - ☐ High-endurance 100 trillion (10¹⁴) read/writes
 - □ 151-year data retention (See Data Retention and Endurance on page 12)
 - □ NoDelay[™] writes
 - ☐ Advanced high-reliability ferroelectric process
- Very fast serial peripheral interface (SPI)
 - □ Up to 20 MHz frequency
 - □ Direct hardware replacement for serial flash and EEPROM
 - □ Supports SPI mode 0 (0, 0) and mode 3 (1, 1)
- Sophisticated write protection scheme
 - ☐ Hardware protection using the Write Protect (WP) pin
 - ☐ Software protection using Write Disable instruction
 - □ Software block protection for 1/4, 1/2, or entire array
- Low power consumption
 - □ 200 μA active current at 1 MHz
 - □ 3 μA (typ) standby current
- Low-voltage operation: V_{DD} = 2.7 V to 3.6 V
- Industrial temperature: –40 °C to +85 °C
- Packages
 - □ 8-pin small outline integrated circuit (SOIC) package
 - □ 8-pin thin dual flat no leads (DFN) package
- Restriction of hazardous substances (RoHS) compliant

Functional Description

The FM25L04B is a 4-Kbit nonvolatile memory employing an advanced ferroelectric process. A ferroelectric random access memory or F-RAM is nonvolatile and performs reads and writes similar to a RAM. It provides reliable data retention for 151 years while eliminating the complexities, overhead, and system level reliability problems caused by serial flash, EEPROM, and other nonvolatile memories.


Unlike serial flash and EEPROM, the FM25L04B performs write operations at bus speed. No write delays are incurred. Data is written to the memory array immediately after each byte is successfully transferred to the device. The next bus cycle can commence without the need for data polling. In addition, the product offers substantial write endurance compared with other nonvolatile memories. The FM25L04B is capable of supporting 10¹⁴ read/write cycles, or 100 million times more write cycles than EEPROM.

These capabilities make the FM25L04B ideal for nonvolatile memory applications requiring frequent or rapid writes. Examples range from data collection, where the number of write cycles may be critical, to demanding industrial controls where the long write time of serial flash or EEPROM can cause data loss.

The FM25L04B provides substantial benefits to users of serial EEPROM or flash as a hardware drop-in replacement. The FM25L04B uses the high-speed SPI bus, which enhances the high-speed write capability of F-RAM technology. The device specifications are guaranteed over an industrial temperature range of -40 °C to +85 °C.

For a complete list of related documentation, click here.

Logic Block Diagram



Errata: The Write Enable Latch (WEL) bit in the Status Register of FM25L04B part doesn't clear after executing the memory write (WRITE) operation at memory location(s) from 0x100 to 0x1FF. For more information, see Errata on page 20. Details include errata trigger conditions, scope of impact, available workarounds, and silicon revision applicability.



Contents

| Pinouts | 3 |
|---------------------------------------|----|
| Pin Definitions | 3 |
| Functional Overview | 4 |
| Memory Architecture | 4 |
| Serial Peripheral Interface - SPI Bus | |
| SPI Overview | |
| SPI Modes | 5 |
| Power Up to First Access | |
| Command Structure | |
| WREN - Set Write Enable Latch | |
| WRDI - Reset Write Enable Latch | 6 |
| Status Register and Write Protection | |
| RDSR - Read Status Register | |
| WRSR - Write Status Register | |
| Memory Operation | |
| Write Operation | 8 |
| Read Operation | |
| HOLD Pin Operation | 9 |
| Endurance | 10 |
| Maximum Ratings | 11 |
| Operating Range | |
| DC Electrical Characteristics | |
| Data Retention and Endurance | 12 |

| Capacitance | 12 |
|---|----|
| Thermal Resistance | |
| AC Test Conditions | |
| AC Switching Characteristics | |
| Power Cycle Timing | |
| Ordering Information | 16 |
| Ordering Code Definitions | |
| Package Diagrams | 17 |
| Acronyms | |
| Document Conventions | 19 |
| Units of Measure | 19 |
| Errata | 19 |
| Part Numbers Affected | 20 |
| Qualification Status | 20 |
| Errata Summary | 20 |
| Document History Page | |
| Sales, Solutions, and Legal Information | 24 |
| Worldwide Sales and Design Support | 24 |
| Products | |
| PSoC® Solutions | 24 |
| Cypress Developer Community | 24 |
| Technical Support | 24 |



Pinouts

Figure 1. 8-pin SOIC pinout





Figure 2. 8-pin DFN pinout



Pin Definitions

| Pin Name | I/O Type | Description |
|-------------------|--------------|---|
| <u>cs</u> | Input | Chip Select . This active LOW input activates the device. When HIGH, the device enters low-power standby mode, ignores other inputs, and <u>tristates</u> the output. When LOW, the device internally activates the SCK signal. A falling edge on CS must occur before every opcode. |
| SCK | Input | Serial Clock . All I/O activity is synchronized to the serial clock. Inputs are latched on the rising edge and outputs occur on the falling edge. Because the device is synchronous, the clock frequency may be any value between 0 and 20 MHz and may be interrupted at any time. |
| SI ^[1] | Input | Serial Input . All data is input to the device on this pin. The pin is sampled on the rising edge of SCK and is ignored at other times. It should always be driven to a valid logic level to meet I _{DD} specifications. |
| SO ^[1] | Output | Serial Output . This is the data output pin. It is driven during a read and remains tristated at all other times including when $\overline{\text{HOLD}}$ is LOW. Data transitions are driven on the falling edge of the serial clock. |
| HOLD Input House | | Write Protect. This active LOW pin prevents all write operation, including Status Register. If HIGH, write access is determined by the other write protection features, as controlled through the Status Register. A complete explanation of write protection is provided in Status Register and Write Protection on page 7. This pin must be tied to V_{DD} if not used. |
| | | HOLD Pin. The HOLD pin is used when the host CPU must interrupt a memory operation for another task. When HOLD is LOW, the current operation is suspended. The device ignores any transition on SCK or $\overline{\text{CS}}$. All transitions on HOLD must occur while SCK is LOW. This pin must be tied to V _{DD} if not used. |
| V _{SS} | Power supply | Ground for the device. Must be connected to the ground of the system. |
| V _{DD} | Power supply | Power supply input to the device. |
| EXPOSED PAD | No connect | The EXPOSED PAD on the bottom of 8-pin DFN package is not connected to the die. The EXPOSED PAD should not be soldered on the PCB. |

Note

Document Number: 001-86146 Rev. *K

^{1.} SI may be connected to SO for a single pin data interface.



Functional Overview

The FM25L04B is a serial F-RAM memory. The memory array is logically organized as 512×8 bits and is accessed using an industry standard serial peripheral interface (SPI) bus. The functional operation of the F-RAM is similar to serial flash and serial EEPROMs. The major difference between the FM25L04B and a serial flash or EEPROM with the same pinout is the F-RAM's superior write performance, high endurance, and low power consumption.

Memory Architecture

When accessing the FM25L04B, the user addresses 512 locations of eight data bits each. These eight data bits are shifted in or out serially. The addresses are accessed using the SPI protocol, which includes a chip select (to permit multiple devices on the bus), an opcode including the upper address bit, and a word address. The word address consist of the lower 8-address bits. The complete address of 9 bits specifies each byte address uniquely.

Most functions of the FM25L04B are either controlled by the SPI interface or handled by on-board circuitry. The access time for the memory operation is essentially zero, beyond the time needed for the serial protocol. That is, the memory is read or written at the speed of the SPI bus. Unlike a serial flash or EEPROM, it is not necessary to poll the device for a ready condition because writes occur at bus speed. By the time a new bus transaction can be shifted into the device, a write operation is complete. This is explained in more detail in the interface section.

Note The FM25L04B contains no power management circuits other than a simple internal power-on reset circuit. It is the user's responsibility to ensure that V_{DD} is within datasheet tolerances to prevent incorrect operation. It is recommended that the part is not powered down with chip enable active.

Serial Peripheral Interface – SPI Bus

The FM25L04B is a SPI slave device and operates at speeds up to 20 MHz. This high-speed serial bus provides high-performance serial communication to a SPI master. Many common microcontrollers have hardware SPI ports allowing a direct interface. It is quite simple to emulate the port using ordinary port pins for microcontrollers that do not. The FM25L04B operates in SPI Mode 0 and 3.

SPI Overview

The SPI is a four-pin interface with Chip Select (\overline{CS}), Serial Input (SI), Serial Output (SO), and Serial Clock (SCK) pins.

The SPI is a synchronous serial interface, which uses clock and data pins for memory access and supports multiple devices on the data bus. A device on the SPI bus is activated using the $\overline{\text{CS}}$ pin.

The relationship between chip select, clock, and data is dictated by the SPI mode. This device supports SPI modes 0 and 3. In both of these modes, data is clocked into the F-RAM on the rising edge of SCK starting from the first rising edge after $\overline{\text{CS}}$ goes active.

The SPI protocol is controlled by opcodes. These opcodes specify the commands from the bus master to the slave device. After CS is activated, the first byte transferred from the bus master is the opcode. Following the opcode, any addresses and data are then transferred. The CS must go inactive after an operation is complete and before a new opcode can be issued. The commonly used terms in the SPI protocol are as follows:

SPI Master

The SPI master device controls the operations on a SPI bus. An SPI bus may have only one master with one or more slave devices. All the slaves share the same SPI bus lines and the master may select any of the slave devices using the $\overline{\text{CS}}$ pin. All of the operations must be initiated by the master activating a slave device by pulling the $\overline{\text{CS}}$ pin of the slave LOW. The master also generates the SCK and all the data transmission on SI and SO lines are synchronized with this clock.

SPI Slave

The SPI slave device is activated by the master through the Chip Select line. A slave device gets the SCK as an input from the SPI master and all the communication is synchronized with this clock. An SPI slave never initiates a communication on the SPI bus and acts only on the instruction from the master.

The FM25L04B operates as an SPI slave and may share the SPI bus with other SPI slave devices.

Chip Select (CS)

To select any slave device, the master needs to pull down the corresponding $\overline{\text{CS}}$ pin. Any instruction can be issued to a slave device only while the $\overline{\text{CS}}$ pin is LOW. When the device is not selected, data through the SI pin is ignored and the serial output pin (SO) remains in a high-impedance state.

Note A new instruction must begin with the falling edge of \overline{CS} . Therefore, only one opcode can be issued for each active Chip Select cycle.

Serial Clock (SCK)

The Serial Clock is generated by the SPI master and the communication is synchronized with this clock after $\overline{\text{CS}}$ goes LOW.

The FM25L04B enables SPI modes 0 and 3 for data communication. In both of these modes, the inputs are latched by the slave device on the rising edge of SCK and outputs are issued on the falling edge. Therefore, the first rising edge of SCK signifies the arrival of the first bit (MSB) of a SPI instruction on the SI pin. Further, all data inputs and outputs are synchronized with SCK.

Data Transmission (SI/SO)

The SPI data bus consists of two lines, SI and SO, for serial data communication. SI is also referred to as Master Out Slave In (MOSI) and SO is referred to as Master In Slave Out (MISO). The



master issues instructions to the slave through the SI pin, while the slave responds through the SO pin. Multiple slave devices may share the SI and SO lines as described earlier.

The FM25L04B has two separate pins for SI and SO, which can be connected with the master as shown in Figure 3.

For a microcontroller that has no dedicated SPI bus, a general-purpose port may be used. To reduce hardware resources on the controller, it is possible to connect the two data pins (SI, SO) together and tie off (HIGH) the HOLD and WP pins. Figure 4 shows such a configuration, which uses only three pins.

Most Significant Bit (MSB)

The SPI protocol requires that the first bit to be transmitted is the Most Significant Bit (MSB). This is valid for both address and data transmission.

The 4-Kbit serial F-RAM requires an opcode including the upper address bit, and a word address for any read or write operation. The word address consist of the lower 8-address bits. The complete address of 9 bits specifies each byte address uniquely.

Serial Opcode

After the slave device is selected with $\overline{\text{CS}}$ going LOW, the first byte received is treated as the opcode for the intended operation. FM25L04B uses the standard opcodes for memory accesses.

Invalid Opcode

If an invalid opcode is received, the opcode is ignored and the device ignores any additional serial data on the SI pin until the next falling edge of $\overline{\text{CS}}$, and the SO pin remains tristated.

Status Register

FM25L04B has an 8-bit Status Register. The bits in the Status Register are used to configure the device. These bits are described in Table 3 on page 7.




Figure 3. System Configuration with SPI port

Figure 4. System Configuration without SPI port

FM25L04B

HOLD WP

SCK SI

P1 0 P1.1

P1.2

Microcontroller

SPI Modes

FM25L04B may be driven by a microcontroller with its SPI peripheral running in either of the following two modes:

- SPI Mode 0 (CPOL = 0, CPHA = 0)
- SPI Mode 3 (CPOL = 1, CPHA = 1)

For both these modes, the input data is latched in on the rising edge of SCK starting from the first rising edge after CS goes active. If the clock starts from a HIGH state (in mode 3), the first rising edge after the clock toggles is considered. The output data is available on the falling edge of SCK.



The two SPI modes are shown in Figure 5 and Figure 6. The status of the clock when the bus master is not transferring data is:

- SCK remains at 0 for Mode 0
- SCK remains at 1 for Mode 3

The device detects the SPI mode from the status of the SCK pin when the device is selected by bringing the $\overline{\text{CS}}$ pin LOW. If the SCK pin is LOW when the device is selected, SPI Mode 0 is assumed and if the SCK pin is HIGH, it works in SPI Mode 3.

Figure 5. SPI Mode 0





Figure 6. SPI Mode 3



Power Up to First Access

The FM25L04B is not accessible for a t_{PU} time after power up. Users must comply with the timing parameter t_{PU} , which is the minimum time from V_{DD} (min) to the first \overline{CS} LOW.

Command Structure

There are six commands, called opcodes, that can be issued by the bus master to the FM25L04B. They are listed in Table 1. These opcodes control the functions performed by the memory.

Table 1. Opcode commands

| Name | Description | Opcode |
|-------|------------------------|------------|
| WREN | Set write enable latch | 0000 0110b |
| WRDI | Write disable | 0000 0100b |
| RDSR | Read Status Register | 0000 0101b |
| WRSR | Write Status Register | 0000 0001b |
| READ | Read memory data | 0000 A011b |
| WRITE | Write memory data | 0000 A010b |


WREN - Set Write Enable Latch

The FM25L04B will power up with writes disabled. The WREN command must be issued before any write operation. Sending the WREN opcode allows the user to issue subsequent opcodes for write operations. These include writing the Status Register (WRSR) and writing the memory (WRITE).

Sending the WREN opcode causes the internal Write Enable Latch to be set. A flag bit in the Status Register, called WEL, indicates the state of the latch. WEL = '1' indicates that writes are permitted. Attempting to write the WEL bit in the Status Register has no effect on the state of this bit – only the WREN opcode can set this bit. The WEL bit will be automatically cleared on the rising edge of $\overline{\text{CS}}$ following a WRDI, a WRSR, or a WRITE operation. This prevents further writes to the Status Register or the F-RAM array without another WREN command. Figure 7 illustrates the WREN command bus configuration.

Note: The Write Enable Latch (WEL) bit in the Status Register of FM25L04B part doesn't clear after executing the memory write (WRITE) operation at memory location(s) from 0x100 to 0x1FF. For more information, see Errata on page 20.


Figure 7. WREN Bus Configuration



WRDI - Reset Write Enable Latch

The WRDI command disables all write activity by clearing the Write Enable Latch. The user can verify that writes are disabled by reading the WEL bit in the Status Register and verifying that WEL is equal to '0'. Figure 8 illustrates the WRDI command bus configuration.

Figure 8. WRDI Bus Configuration





Status Register and Write Protection

The write protection features of the FM25L04B are multi-tiered and are enabled through the status register. First, a WREN opcode must be issued prior to any write operation. Assuming that writes are enabled using WREN, writes to memory are controlled by the WP pin and the Status Register. When WP is

LOW, the entire part is write-protected. When \overline{WP} is HIGH, the memory protection is subject to the Status Register. Writes to the Status Register are performed using the WREN and WRSR commands and subject to the \overline{WP} pin. The Status Register is organized as follows. (The default value shipped from the factory for bits in the Status Register is '0'.)

Table 2. Status Register

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|---------|---------|---------|-------|
| X (0) | X (0) | X (0) | X (0) | BP1 (0) | BP0 (0) | WEL (0) | X (0) |

Table 3. Status Register Bit Definition

| Bit | Definition | Description |
|-------------|-----------------------|---|
| Bit 0 | Don't care | This bit is non-writable and always returns '0' upon read. |
| Bit 1 (WEL) | | WEL indicates if the device is write enabled. This bit defaults to '0' (disabled) on power-up. WEL = '1'> Write enabled WEL = '0'> Write disabled |
| Bit 2 (BP0) | Block Protect bit '0' | Used for block protection. For details, see Table 4. |
| Bit 3 (BP1) | Block Protect bit '1' | Used for block protection. For details, see Table 4. |
| Bit 4-7 | Don't care | These bits are non-writable and always return '0' upon read. |

Bits 0 and 4–7 are fixed at '0'; none of these bits can be modified. Note that bit 0 ("Ready or Write in progress" bit in serial flash and EEPROM) is unnecessary, as the F-RAM writes in real-time and is never busy, so it reads out as a '0'. The BP1 and BP0 control the software write-protection features and are nonvolatile bits. The WEL flag indicates the state of the Write Enable Latch. Attempting to directly write the WEL bit in the Status Register has no effect on its state. This bit is internally set and cleared via the WREN and WRDI commands, respectively.

BP1 and BP0 are memory block write protection bits. They specify portions of memory that are write-protected as shown in Table 4.

Table 4. Block Memory Write Protection

| BP1 | BP0 | Protected Address Range | | |
|-----------------------------|----------|--------------------------|--|--|
| 0 | 0 0 None | | | |
| 0 1 180h to 1FFh (upper 1/4 | | | | |
| 1 | 0 | 100h to 1FFh (upper 1/2) | | |
| 1 | 1 | 000h to 1FFh (all) | | |

The BP1 and BP0 bits and the Write Enable Latch are the only mechanisms that protect the memory from writes. The remaining write protection features protect inadvertent changes to the block protect bits.

The BP1 and BP0 bits allow software to selectively write protect the array. These settings are only used when the $\overline{\text{WP}}$ pin is inactive and the WREN command has been issued.

Table 5 summarizes the write protection conditions.

Table 5. Write Protection

| WEL | WP | Protected Blocks | Unprotected Blocks | Status Register |
|-----|----|---------------------|-----------------------|--------------------|
| 0 | Х | Protected | Protected | Protected |
| 1 | 0 | Protected | Protected | Protected |
| 1 | 1 | Protected | Unprotected | Unprotected |

RDSR - Read Status Register

The RDSR command allows the bus master to verify the contents of the Status Register. Reading the status register provides information about the current state of the write-protection features. Following the RDSR opcode, the FM25L04B will return one byte with the contents of the Status Register.

WRSR - Write Status Register

The WRSR command allows the SPI bus master to write into the Status Register and change the write protect configuration by setting the BP0 and $\overline{BP1}$ bits as required. Before issuing a WRSR command, the \overline{WP} pin must be HIGH or inactive. Note that on the FM25L04B, \overline{WP} prevents writing to the Status Register and the memory array. Before sending the WRSR command, the user must send a WREN command to enable writes. Executing a WRSR command is a write operation and therefore, clears the Write Enable Latch.





Figure 9. RDSR Bus Configuration





Memory Operation

The SPI interface, which is capable of a high clock frequency, highlights the fast write capability of the F-RAM technology. Unlike serial flash and EEPROMs, the FM25L04B can perform sequential writes at bus speed. No page register is needed and any number of sequential writes may be performed.

Write Operation

All writes to the memory begin with a WREN opcode. The WRITE opcode includes the upper bit of the memory address. Bit 3 in the opcode corresponds to the upper address bit (A8). The next byte is the lower 8-bits of the address (A7–A0). In total, the 9-bits specify the address of the first byte of the write operation. Subsequent bytes are data bytes, which are written sequentially. Addresses are incremented internally as long as the bus master continues to issue clocks and keeps $\overline{\text{CS}}$ LOW. If the last address of 1FFh is reached, the counter will roll over to 000h. Data is written MSB first. The rising edge of $\overline{\text{CS}}$ terminates a write operation. A write operation is shown in Figure 11 on page 9.

Note When a burst write reaches a protected block address, the automatic address increment stops and all the subsequent data bytes received for write will be ignored by the device.


EEPROMs use page buffers to increase their write throughput. This compensates for the technology's inherently slow write operations. F-RAM memories do not have page buffers because each byte is written to the F-RAM array immediately after it is clocked in (after the eighth clock). This allows any number of bytes to be written without page buffer delays.

Note If the power is lost in the middle of the write operation, only the last completed byte will be written.

Read Operation

After the falling edge of $\overline{\text{CS}}$, the bus master can issue a READ opcode. The READ opcode includes the upper bit of the memory address. Bit 3 in the opcode corresponds to the upper address bit (A8). The next byte is the lower 8-bits of the address (A7–A0). In total, the 9-bits specify the address of the first byte of the read operation. After the opcode and address are issued, the device drives out the read data on the next eight clocks. The SI input is ignored during read data bytes. Subsequent bytes are data bytes, which are read out sequentially. Addresses are incremented internally as long as the bus master continues to issue clocks and $\overline{\text{CS}}$ is LOW. If the last address of 1FFh is reached, the counter will roll over to 000h. Data is read MSB first. The rising edge of $\overline{\text{CS}}$ terminates a read operation and tristates the SO pin. A read operation is shown in Figure 12 on page 9.






HOLD Pin Operation

The $\overline{\text{HOLD}}$ pin can be used to interrupt a serial operation without aborting it. If the bus master pulls the $\overline{\text{HOLD}}$ pin LOW while SCK is LOW, the current operation will pause. Taking the $\overline{\text{HOLD}}$ pin

HIGH while <u>SCK</u> is LOW will resume an operation. The transitions of HOLD must occur while SCK is LOW, but the SCK and CS can toggle during a hold state.



Note

2. Figure shows HOLD operation for input mode and output mode.

Document Number: 001-86146 Rev. *K



Endurance

The FM25L04B devices are capable of being accessed at least 10¹⁴ times, reads or writes. An F-RAM memory operates with a read and restore mechanism. Therefore, an endurance cycle is applied on a row basis for each access (read or write) to the memory array. The F-RAM architecture is based on an array of rows and columns of 64 rows of 64-bits each. The entire row is internally accessed once whether a single byte or all eight bytes are read or written. Each byte in the row is counted only once in an endurance calculation. Table 6 shows endurance calculations for a 64-byte repeating loop, which includes an opcode, a starting address, and a sequential 64-byte data stream. This causes each byte to experience one endurance cycle through the loop.

F-RAM read and write endurance is virtually unlimited even at a 20 MHz clock rate.

Table 6. Time to Reach Endurance Limit for Repeating 64-byte Loop

| SCK Freq (MHz) | Endurance Cycles/sec | Endurance Cycles/year | Years to Reach Limit |
|-------------------|-------------------------|--------------------------|-------------------------|
| 20 | 37,310 | 1.18 × 10 ¹² | 85.1 |
| 10 | 18,660 | 5.88 × 10 ¹¹ | 170.2 |
| 5 | 9,330 | 2.94 × 10 ¹¹ | 340.3 |



Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. These user guidelines are not tested.

| Package power dissipation capability (T _A = 25 °C) | 1.0 W |
|---|----------|
| Surface mount lead soldering temperature (3 seconds) | +260°C |
| DC output current (1 output at a time, 1s duration) | 15 mA |
| Electrostatic Discharge Voltage [3] Human Body Model (AEC-Q100-002 Rev. E) Charged Device Model (AEC-Q100-011 Rev. B) | |
| Latch-up current | > 140 mA |

Operating Range

| Range Ambient Temperature (T _A) | | V_{DD} | |
|---|------------------|-------------------|--|
| Industrial | –40 °C to +85 °C | 2.7 V to 3.6 V | |

DC Electrical Characteristics

Over the Operating Range

| Parameter | Description | Test Conditions | | Min | Typ ^[4] | Max | Unit |
|---------------------------------|--|---|--|------------------------|--------------------|-----------------------|------|
| V_{DD} | Power supply | | | | 3.0 | 3.6 | V |
| I _{DD} | V _{DD} supply current | SCK toggling between | f _{SCK} = 1 MHz | - | _ | 0.2 | mA |
| | | V_{DD} – 0.3 V and V_{SS} , other inputs V_{SS} or V_{DD} – 0.3 V. SO = Open. | f _{SCK} = 20 MHz | - | _ | 3 | mA |
| I _{SB} | V _{DD} standby current | CS = V _{DD} . All other inpu | its V _{SS} or V _{DD} . | - | 3 | 6 | μΑ |
| ILI | Input leakage current | $V_{SS} \le V_{IN} \le V_{DD}$ | | - | - | ±1 | μΑ |
| I _{LO} | Output leakage current | $V_{SS} \le V_{OUT} \le V_{DD}$ | | - | _ | ±1 | μΑ |
| V _{IH} | Input HIGH voltage | | | 0.7 × V _{DD} | _ | V _{DD} + 0.3 | V |
| V _{IL} | Input LOW voltage | | | - 0.3 | _ | 0.3 × V _{DD} | V |
| V _{OH} | Output HIGH voltage | I _{OH} = –2 mA | | V _{DD} – 0.8 | _ | _ | V |
| V _{OL} | Output LOW voltage | I _{OL} = 2 mA | | - | _ | 0.4 | V |
| V _{HYS} ^[5] | Input Hysteresis ($\overline{\text{CS}}$ and SCK pin) | | | 0.05 × V _{DD} | _ | - | V |

Notes

^{3.} Electrostatic Discharge voltages specified in the datasheet are the JEDEC standard limits used for qualifying the device. To know the maximum value device passes for, please refer to the device qualification report available on the website.

^{4.} Typical values are at 25 °C, V_{DD} = V_{DD} (typ). Not 100% tested.

This parameter is characterized but not 100% tested.



Data Retention and Endurance

| Parameter | Description | Test condition | Min | Max | Unit |
|-----------------|----------------|----------------------------|------------------|-----|--------|
| T_{DR} | Data retention | T _A = 85 °C | 10 | - | Years |
| | | T _A = 75 °C | 38 | - | |
| | | T _A = 65 °C | 151 | - | |
| NV _C | Endurance | Over operating temperature | 10 ¹⁴ | - | Cycles |

Capacitance

| Parameter [6] | Description | Test Conditions | Max | Unit |
|----------------|-----------------------------|---|-----|------|
| C _O | Output pin capacitance (SO) | $T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{DD} = V_{DD} (\text{typ})$ | 8 | pF |
| C _I | Input pin capacitance | | 6 | pF |

Thermal Resistance

| Parameter [6] | Description | Test Conditions | 8-pin SOIC | 8-pin DFN | Unit |
|-------------------|--|---|------------|-----------|------|
| Θ_{JA} | , | Test conditions follow standard test methods and procedures for measuring | 148 | 19 | °C/W |
| $\Theta_{\sf JC}$ | Thermal resistance (junction to case) | thermal impedance, per EIA/JESD51. | 48 | 30 | °C/W |

AC Test Conditions

| Input pulse levels | 10% and 90% of V _{DD} |
|-----------------------------------|--------------------------------|
| Input rise and fall times | 5 ns |
| Input and output timing reference | ce levels0.5 × V _{DD} |
| Output load capacitance | 30 pF |

Document Number: 001-86146 Rev. *K

Note
6. This parameter is characterized but not 100% tested.



AC Switching Characteristics

Over the Operating Range

| Parameters [7] | | | | | |
|---------------------------------------|-------------------|--------------------------|----|-----|------|
| Cypress Parameter | Alt. Parameter | Description N | | Max | Unit |
| f _{SCK} | _ | SCK Clock frequency | 0 | 20 | MHz |
| t _{CH} | _ | Clock HIGH time | 22 | _ | ns |
| t _{CL} | _ | Clock LOW time | 22 | _ | ns |
| t _{CSU} | t _{CSS} | Chip select setup | 10 | _ | ns |
| t _{CSH} | t _{CSH} | Chip select hold | 10 | _ | ns |
| t _{OD} ^[8, 9, 10] | t _{HZCS} | Output disable time | _ | 20 | ns |
| t _{ODV} | t _{co} | Output data valid time | _ | 20 | ns |
| t _{OH} | _ | Output hold time | 0 | _ | ns |
| t _D | _ | Deselect time | 60 | _ | ns |
| t _R ^[11, 12] | _ | Data in rise time | _ | 50 | ns |
| t _F ^[11, 12] | _ | Data in fall time | _ | 50 | ns |
| t _{SU} | t _{SD} | Data setup time | 5 | _ | ns |
| t _H | t _{HD} | Data hold time | 5 | _ | ns |
| t _{HS} | t _{SH} | HOLD setup time | 10 | _ | ns |
| t _{HH} | t _{HH} | HOLD hold time | 10 | _ | ns |
| t _{HZ} [8, 9] | t _{HHZ} | HOLD LOW to HI-Z | _ | 20 | ns |
| t _{LZ} ^[9] | t _{HLZ} | HOLD HIGH to data active | _ | 20 | ns |

Notes

Test conditions assume a signal transition time of 5 ns or less, timing reference levels of 0.5 × V_{DD}, input pulse levels of 10% to 90% of V_{DD}, and output loading of the specified I_{OL}/I_{OH} and 30 pF load capacitance shown in AC Test Conditions on page 12.

^{8.} t_{OD} and t_{HZ} are specified with a load capacitance of 5 pF. Transition is measured when the outputs enter a high impedance state.

^{9.} This parameter is characterized but not 100% tested.

^{. 10.} For clock high time $t_{CH} \le 35$ ns, the parameter t_{ODV} is extended such that $t_{CH} + t_{ODV} \le 65$ ns.


^{11.} Rise and fall times measured between 10% and 90% of waveform.

^{12.} These parameters are guaranteed by design and are not tested.

 $\overline{\mathsf{cs}}$ tcsu $^{\rm t}$ CH ^tCL **◆**^tCSH SCK **t**SU SI , VALID IN VALID IN VALID IN t_{OD} ^tODV. t_{OH} HI-Z HI-Z SO

Figure 14. Synchronous Data Timing (Mode 0)

Figure 15. HOLD Timing






Power Cycle Timing

Over the Operating Range

| Parameter | Description | Min | Max | Unit |
|---------------------------------|---|-----|-----|------|
| t _{PU} | Power-up V _{DD} (min) to first access (CS LOW) | 1 | _ | ms |
| t _{PD} | Last access (CS HIGH) to power-down (V _{DD} (min)) | 0 | _ | μs |
| t _{VR} ^[13] | V _{DD} power-up ramp rate | 30 | _ | μs/V |
| t _{VF} ^[13] | V _{DD} power-down ramp rate | 30 | _ | μs/V |

Figure 16. Power Cycle Timing



 $[\]label{eq:Note} \textbf{13. Slope measured at any point on V_{DD} waveform.}$




Ordering Information

| Ordering Code | Package Diagram | Package Type | Operating Range |
|---------------|--------------------|--------------|--------------------|
| FM25L04B-G | 51-85066 | 8-pin SOIC | Industrial |
| FM25L04B-GTR | 51-85066 | 8-pin SOIC | |
| FM25L04B-DG | 001-85260 | 8-pin DFN | |
| FM25L04B-DGTR | 001-85260 | 8-pin DFN | |

All these parts are Pb-free. Contact your local Cypress sales representative for availability of these parts.


Ordering Code Definitions







Package Diagrams


Figure 17. 8-pin SOIC (150 Mils) Package Outline, 51-85066



- PIN 1 ID IS OPTIONAL,
 ROUND ON SINGLE LEADFRAME
 RECTANGULAR ON MATRIX LEADFRAME
- 3. REFERENCE JEDEC MS-012
- 4. PACKAGE WEIGHT 0.07gms








51-85066 *I



Package Diagrams (continued)

Figure 18. 8-pin DFN ((4.0 × 4.5 × 0.8 mm) 3.6 × 2.6 E-Pad (Sawn)) Package Outline, 001-85260



001-85260 *B



Acronyms

| Acronym | Description |
|---------|---|
| AEC | Automotive Electronics Council |
| СРНА | Clock Phase |
| CPOL | Clock Polarity |
| DFN | Dual Flat No-lead |
| EEPROM | Electrically Erasable Programmable Read-Only Memory |
| EIA | Electronic Industries Alliance |
| I/O | Input/Output |
| JEDEC | Joint Electron Devices Engineering Council |
| JESD | JEDEC Standards |
| LSB | Least Significant Bit |
| MSB | Most Significant Bit |
| F-RAM | Ferroelectric Random Access Memory |
| RoHS | Restriction of Hazardous Substances |
| SPI | Serial Peripheral Interface |
| SOIC | Small Outline Integrated Circuit |

Document Conventions

Units of Measure

| Symbol | Unit of Measure |
|--------|-----------------|
| °C | degree Celsius |
| Hz | hertz |
| kHz | kilohertz |
| ΚΩ | kilohm |
| Kbit | kilobit |
| kV | kilovolt |
| MHz | megahertz |
| μΑ | microampere |
| μs | microsecond |
| mA | milliampere |
| ms | millisecond |
| ns | nanosecond |
| Ω | ohm |
| % | percent |
| pF | picofarad |
| V | volt |
| W | watt |



Errata

This section describes the errata for the 4Kb SPI F-RAM (512 × 8, SPI) products. Details include errata trigger conditions, scope of impact, available workarounds, and silicon revision applicability. Compare this document with the device datasheet for complete functional differences.

Contact your local Cypress Sales Representative if you have questions. You can also send your related queries directly to FRAM@cypress.com.

Part Numbers Affected

| Part Number | Device Characteristics |
|-------------|--|
| | 512 × 8, 2.7 V to 3.6 V, single power supply, serial (SPI) interface F-RAM in 8-pin SOIC and 8-pin DFN packages. |

Qualification Status

Production parts.

Errata Summary

The following table defines the errata applicability.

| Items | Part Number | Silicon Revision | Fix Status |
|--|-----------------------------|------------------|--|
| The Write Enable Latch (WEL) bit in the Status Register of FM25L04B part doesn't clear after executing the memory write (WRITE) operation at memory location(s) from 0x100 to 0x1FF. | FM25L04B-GTR FM25L04B-DG | | None. This behavior is applicable to all listed parts in the production. |

1. The Write Enable Latch (WEL) bit in the Status Register of FM25L04B part doesn't clear after executing the memory write (WRITE) operation at memory location(s) from 0x100 to 0x1FF.

■ Problem Definition

As per the FM25L04B datasheet "sending the WREN opcode causes the internal Write Enable Latch (WEL) to be set. A flag bit in the status register, called WEL, indicates the state of the latch. WEL = 1 indicates that writes are permitted. Attempting to write the WEL bit in the status register has no effect. Completing any write operation will automatically clear the write-enable latch and will prevent further writes without another WREN command".

However, in the FM25L04B part, the WEL bit doesn't clear automatically after writing at any memory location(s) from 0x100 to 0x1FF. That means, after completing the write cycle with the opcode byte 0x0A, WEL bit in status register is still set and hence a further write can be issued without sending the WREN opcode.

Document Number: 001-86146 Rev. *K



Status Register

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|---------|---------|---------|-------|
| X (0) | X (0) | X (0) | X (0) | BP1 (0) | BP0 (0) | WEL (0) | X (0) |

Status Register Bit Definition

| Bit | Definition | Description | |
|-------------|-----------------------|---|--|
| Bit 0 | Don't care | This bit is non-writable and always returns '0' upon read. | |
| Bit 1 (WEL) | Write Enable Latch | WEL indicates if the device is write enabled. This bit defaults to '0' (disabled) on power-up. WEL = '1'> Write enabled WEL = '0'> Write disabled | |
| Bit 2 (BP0) | Block Protect bit '0' | Used for block protection. For details, see Table 4 on page 7. | |
| Bit 3 (BP1) | Block Protect bit '1' | Used for block protection. For details, see Table 4 on page 7. | |
| Bit 4-7 | Don't care | These bits are non-writable and always return '0' upon read. | |

The internal state machine of FM25L04B is intended to clear the WEL bit after executing write opcodes (WRITE and WRSR). However, as explained above, the WEL doesn't clear when executing the memory write (WRITE) at location/s from 0x100 to 0x1FF. The 4Kb memory requires 9 address bits to map the entire memory array (512 x 8). To optimize the command cycle and to maintain the compatibility with the industry standard 4Kb SPI EEPROMs, the MSB of the address (9th bit) in the 4Kb device is embedded into write (WRITE) and read (READ) opcodes as shown below.

For address range - 0x00 to 0xFF:

WRITE opcode -0000 A010 = 0x0000 0010 (or 0x02 in hex, A = '0') READ opcode -0000 A011 = 0x0000 0011 (or 0x03 in hex, A = '0')

For address range - 0x100 to 0x1FF:

WRITE opcode -0000 A010 = 0x0000 1010 (or 0x0A in hex, A = '1')READ opcode -0000 A011 = 0x0000 1011 (or 0x0B in hex, A = '1')

Due to a logic bug in the FM25L04B state machine, the opcode byte 0x0A does not trigger clearing of WEL bit, hence the WEL bit remains set even after executing the memory write at address location/s from 0x100 to 0x1FF.

■ Parameters Affected

None.

■ Trigger Condition(S)

Execute the Write Enable command (WREN) followed by the write command (WRITE) to memory address range 0x100 to 0x1FF.

■ Scope of Impact

None. It only allows a subsequent write (WRITE or WRSR) without sending a prior WREN command.

■ Workaround

To ensure that the WEL bit is <u>cleared</u> after every write, the SPI host controller can issue the Write Disable (WRDI) opcode at the end of every write cycle (after CS goes high). The WRDI command clears the WEL (if set) and disables all writes until the WEL is set by sending the WREN opcode before initiating a new write operation.

■ Fix Status

There is no fix planned and all the FM25L04B part in production will continue with the above errata.



Document History Page

| ocument Title: FM25L04B, 4-Kbit (512 × 8) Serial (SPI) F-RAM ocument Number: 001-86146 | | | | | | |
|---|---------|--------------------|--------------------|--|--|--|
| Rev. | ECN No. | Orig. of Change | Submission Date | Description of Change | | |
| ** | 3902952 | GVCH | 02/25/2013 | New spec. | | |
| *A | 3924523 | GVCH | 03/07/2013 | Updated Power Cycle Timing: Changed minimum value of t _{PU} parameter from 10 ms to 1 ms. | | |
| *B | 3994285 | GVCH | 05/14/2013 | Added Appendix A - Errata for FM25L04B. | | |
| *C | 4045438 | GVCH | 06/30/2013 | All errata items are fixed and the errata is removed. | | |
| *D | 4226124 | GVCH | 01/24/2014 | Updated Pinouts: Updated Figure 2 (Added EXPOSED PAD details). Updated Pin Definitions: Added EXPOSED PAD pin and its corresponding details. Updated Maximum Ratings: Added "Maximum Junction Temperature" and its corresponding details. Added "DC voltage applied to outputs in High-Z state" and its corresponding details. Added "Transient voltage (< 20 ns) on any pin to ground potential" and its corresponding details. Added "Package power dissipation capability (T _A = 25 °C)" and its corresponding details. Added "DC output current (1 output at a time, 1s duration)" and its corresponding details. Added "Latch-up Current" and its corresponding details. Removed "Package Moisture Sensitivity Level" and its corresponding detail Updated Data Retention and Endurance: Removed details of T _{DR} parameter corresponding to "T _A = +80 °C". Added details of T _{DR} parameter corresponding to "T _A = 65 °C". Added NV _C parameter and its corresponding details. Added Thermal Resistance. Updated Package Diagrams: Removed Package Marking Scheme (top mark). Removed "Ramtron Revision History". Updated to Cypress template. Completing Sunset Review. | | |
| *E | 4563141 | GVCH | 11/06/2014 | Updated Functional Description: Added "For a complete list of related documentation, click here." at the end | | |
| *F | 4786822 | GVCH | 06/04/2015 | Replaced "TDFN" with "DFN" in all instances across the document. Updated Pin Definitions: Updated details in "Description" column of "EXPOSED PAD" pin. Updated Package Diagrams: spec 51-85066 – Changed revision from *F to *G. spec 001-85260 – Changed revision from *A to *B. Updated to new template. | | |
| *G | 4878519 | ZSK / PSR | 08/10/2015 | Updated Maximum Ratings: Removed "Maximum junction temperature" and its corresponding details. Added "Maximum accumulated storage time" and its corresponding details Added "Ambient temperature with power applied" and its correspondidetails. | | |



Document History Page (continued)

| Document Document | Document Title: FM25L04B, 4-Kbit (512 × 8) Serial (SPI) F-RAM Document Number: 001-86146 | | | | | | | |
|----------------------|---|--------------------|--------------------|--|--|--|--|--|
| Rev. | ECN No. | Orig. of Change | Submission Date | Description of Change | | | | |
| *H | 5396745 | GVCH | 08/09/2016 | Updated Serial Peripheral Interface – SPI Bus: Updated WREN - Set Write Enable Latch: Updated description (Added note regarding Errata). Updated Package Diagrams: spec 51-85066 – Changed revision from *G to *H. Added Errata. Updated to new template. | | | | |
| * | 5606081 | GVCH | 01/27/2017 | Updated Maximum Ratings: Updated Electrostatic Discharge Voltage (in compliance with AEC-Q100 standard): Changed value of "Human Body Model" from 4 kV to 2 kV. Changed value of "Charged Device Model" from 1.25 kV to 500 V. Removed "Machine Model" related information. Updated to new template. Completing Sunset Review. | | | | |
| *J | 5701943 | GVCH | 04/19/2017 | Updated Maximum Ratings: Added Note 3 and referred the same note in "Electrostatic Discharge Voltage". Updated to new template. | | | | |
| *K | 6385506 | GVCH | 11/15/2018 | Updated Maximum Ratings: Replaced "–55 °C to +125 °C" with "–65 °C to +125 °C" in ratings corresponding to "Storage temperature". Updated Package Diagrams: spec 51-85066 – Changed revision from *H to *I. Updated to new template. | | | | |