

Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as "Cypress" document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

Continuity of document content

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

Continuity of ordering part numbers

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.

www.infineon.com

FM28V020

256-Kbit (32K × 8) F-RAM Memory

Features

- 256-Kbit ferroelectric random access memory (F-RAM) logically organized as 32K × 8
	- \Box High-endurance 100 trillion (10¹⁴) read/writes
	- ❐ 151-year data retention (see [Data Retention and Endurance](#page-8-0) [on page 8\)](#page-8-0)
	- ❐ NoDelay™ writes
	- ❐ Page mode operation
	- ❐ Advanced high-reliability ferroelectric process
- SRAM compatible
	- ❐ Industry-standard 32K × 8 SRAM pinout
	- ❐ 70-ns access time, 140-ns cycle time
- Superior to battery-backed SRAM modules
	- ❐ No battery concerns
	- ❐ Monolithic reliability
	- ❐ True surface mount solution, no rework steps
	- ❐ Superior for moisture, shock, and vibration
	- ❐ Resistant to negative voltage undershoots
- Low power consumption
	- ❐ Active current 5 mA (typ)
	- □ Standby current 90 µA (typ)
- **Low-voltage operation:** V_{DD} **= 2.0 V to 3.6 V**
- Industrial temperature: -40 °C to +85 °C

■ Packages:

- ❐ 28-pin small outline integrated circuit (SOIC) package
- ❐ 28-pin thin small outline package (TSOP) Type I
- ❐ 32-pin thin small outline package (TSOP) Type I
- Restriction of hazardous substances (RoHS) compliant

Functional Description

The FM28V020 is a 32K × 8 nonvolatile memory that reads and writes similar to a standard SRAM. A ferroelectric random access memory or F-RAM is nonvolatile, which means that data is retained after power is removed. It provides data retention for over 151 years while eliminating the reliability concerns, functional disadvantages, and system design complexities of battery-backed SRAM (BBSRAM). Fast write timing and high write endurance make the F-RAM superior to other types of memory.

The FM28V020 operation is similar to that of other RAM devices and therefore, it can be used as a drop-in replacement for a standard SRAM in a system. Read and write cycles may be triggered by \overline{CE} or simply by changing the address. The F-RAM memory is nonvolatile due to its unique ferroelectric memory process. These features make the FM28V020 ideal for nonvolatile memory applications requiring frequent or rapid writes.

The device is available in a 28-pin SOIC, 28-pin TSOP I and 32-pin TSOP I surface mount packages. Device specifications are guaranteed over the industrial temperature range –40 °C to +85 °C.

For a complete list of related documentation, click [here.](http://www.cypress.com/?rID=76585)

Logic Block Diagram

Contents

YPRESS

Pinouts

Figure 1. 28-pin SOIC pinout

Pin Definitions

Device Operation

The FM28V020 is a bytewide F-RAM memory logically organized as 32,768 × 8 and accessed using an industry-standard parallel interface. All data written to the part is immediately nonvolatile with no delay. The device offers page mode operation, which provides high-speed access to addresses within a page (row). Access to a different page requires that either $\overline{\text{CE}}$ transitions LOW or the upper address $(A_{14}-A_3)$ changes. See the [Functional Truth Table on page 14](#page-14-0) for a complete description of read and write modes.

Memory Operation

Users access 32,768 memory locations, each with 8 data bits through a parallel interface. The F-RAM array is organized as eight blocks, each having 512 rows. Each row has eight column locations, which allow fast access in page mode operation. When an initial address is latched by the falling edge of CE, subsequent column locations may be accessed without the need to toggle CE. When CE is deasserted HIGH, a pre-charge operation begins. Writes occur immediately at the end of the access with no delay. The WE pin must be toggled for each write operation. The write data is stored in the nonvolatile memory array immediately, which is a feature unique to F-RAM called NoDelay writes.

Read Operation

A read operation begins on the falling edge of CE. The falling edge of \overline{CE} causes the address to be latched and starts a memory read cycle if $\overline{\text{WE}}$ is HIGH. Data becomes available on the bus after the access time is met. When the address is latched and the access completed, a new access to a random location (different row) may begin while CE is still LOW. The minimum cycle time for random addresses is t_{RC} . Note that unlike SRAMs, the FM28V020's CE-initiated access time is faster than the address access time.

The FM28V020 will drive the data bus when OE is asserted LOW and the memory access time is met. If \overline{OE} is asserted after the memory access time is met, the data bus will be driven with valid data. If OE is asserted before completing the memory access, the data bus will not be driven until valid data is available. This feature minimizes supply current in the system by eliminating transients caused by invalid data being driven to the bus. When OE is deasserted HIGH, the data bus will remain in a HI-Z state.

Write Operation

In the FM28V020, writes occur in the same interval as reads. The FM28V020 supports both CE and WE controlled write cycles. In both cases, the address is latched on the falling edge of CE.

In a $\overline{\text{CE}}$ -controlled write, the $\overline{\text{WE}}$ signal is asserted before beginning the memory cycle. That is, WE is LOW when the device is activated with the chip enable. In this case, the device begins the memory cycle as a write. The FM28V020 will not drive the data bus regardless of the state of OE as long as WE is LOW. Input data must be valid when $\overline{\text{CE}}$ is deasserted HIGH. In a WE-controlled write, the memory cycle begins on the falling edge of CE. The WE signal falls some time later. Therefore, the memory cycle begins as a read. The data bus will be driven if \overline{OE} is LOW; however, it will be HI-Z when WE is asserted LOW. The CE and WE controlled write timing cases are shown on the [Figure 9 on page 12](#page-12-0). In [Figure 10 on page 12](#page-12-1), the data bus is shown as a hi-Z condition while the chip is write-enabled and before the required setup time. Although this is drawn to look like a mid-level voltage, it is recommended that all DQ pins comply with the minimum $V_{\text{IH}}/V_{\text{IL}}$ operating levels.

Write access to the array begins on the falling edge of WE after the memory cycle is initiated. The write access terminates on the rising edge of $\overline{\text{VE}}$ or $\overline{\text{CE}}$, whichever comes first. A valid write operation requires the user to meet the access time specification before deasserting WE or CE. The data setup time indicates the interval during which data cannot change before the end of the write access (rising edge of WE or CE).

Unlike other nonvolatile memory technologies, there is no write delay with F-RAM. Because the read and write access times of the underlying memory are the same, the user experiences no delay through the bus. The entire memory operation occurs in a single bus cycle. Data polling, a technique used with EEPROMs to determine if a write is complete, is unnecessary.

Page Mode Operation

The FM28V020 provides the user fast access to any data within a row element. Each row has eight column-address locations. Address inputs A_2-A_0 define the column address to be accessed. An access can start anywhere within a row and other column locations may be accessed without the need to toggle the CE pin. For fast access reads, after the first data byte is driven to the bus, the column address inputs A_2-A_0 may be changed to a new value. A new data byte is then driven to the DQ pins. For fast access writes, the first write pulse defines the first write access. While CE is LOW, a subsequent write pulse along with a new column address provides a page mode write access.

Pre-charge Operation

The pre-charge operation is an internal condition in which the memory state is prepared for a new access. Pre-charge is user-initiated by driving the CE signal HIGH. It must remain HIGH for at least the minimum pre-charge time, t_{PC} .

Pre-charge is also activated by changing the upper addresses, $A_{14}-A_3$. The current row is first closed before accessing the new row. The device automatically detects an upper order address change, which starts a pre-charge operation. The new address is latched and the new read data is valid within the t_{AA} address access time; see [Figure 6 on page 11](#page-11-0). A similar sequence occurs for write cycles; see [Figure 11 on page 12.](#page-12-2) The rate at which random addresses can be issued is t_{RC} and t_{WC} , respectively.

SRAM Drop-In Replacement

The FM28V020 is designed to be a drop-in replacement for standard asynchronous SRAMs. The device does not require CE to toggle for each new address. $\overline{\text{CE}}$ may remain LOW indefinitely while V_{DD} is applied. While \overline{CE} is LOW, the device automatically detects address changes and a new access begins. It also allows page mode operation at speeds up to 15 MHz.

A typical application is shown in [Figure 4.](#page-6-2) It shows a pull-up resistor on CE, which will keep the pin HIGH during power cycles, assuming the MCU / MPU pin tristates during the reset condition.The pull-up resistor value should be chosen to ensure the $\overline{\text{CE}}$ pin tracks V_{DD} to a high enough value, so that the current drawn when $\overline{\text{CE}}$ is LOW is not an issue. A 10-k Ω resistor draws 330 µA when CE is LOW and V_{DD} = 3.3 V.

Figure 4. Use of Pull-up Resistor on CE

Note that if $\overline{\text{CE}}$ is tied to ground, the user must be sure $\overline{\text{WE}}$ is not LOW at power-up or power-down events. If CE and WE are both LOW during power cycles, data will be corrupted. [Figure 5](#page-6-3) shows a pull-up resistor on $\overline{\text{WE}}$, which will keep the pin HIGH during power cycles, assuming the MCU/MPU pin tristates during the reset condition.The pull-up resistor value should be chosen to ensure the $\overline{\text{WE}}$ pin tracks V_{DD} to a high enough value, so that the current drawn when $\overline{\text{WE}}$ is LOW is not an issue. A 10-k Ω resistor draws 330 µA when \overline{WE} is LOW and V_{DD} = 3.3 V.

For applications that require the lowest power consumption, the CE signal should be active only during memory accesses. Due to the external pull-up resistor, some supply current will be drawn while \overline{CE} is LOW. When \overline{CE} is HIGH, the device draws no more than the maximum standby current I_{SB} .

CE toggling LOW on every address access is perfectly acceptable in FM28V020.

Endurance

The FM28V020 is capable of being accessed at least 10^{14} times – reads or writes. An F-RAM memory operates with a read and restore mechanism. Therefore, an endurance cycle is applied on a row basis. The F-RAM architecture is based on an array of rows and columns. Rows are defined by A_{14-3} and column addresses by A_2 - A_0 . The array is organized as 4K rows of eight bytes each. The entire row is internally accessed once whether a single byte or all eight bytes are read or written. Each byte in the row is counted only once in an endurance calculation if the addressing is contiguous in nature.

The user may choose to write CPU instructions and run them from a certain address space. [Table 1](#page-6-4) shows endurance calculations for a 256-byte repeating loop, which includes a starting address, seven-page mode accesses, and a CE pre-charge. The number of bus clock cycles needed to complete a eight-byte read transaction is $1 + 7 + 1$ or 9 clocks. The entire loop causes each byte to experience only one endurance cycle. The F-RAM read and write endurance is virtually unlimited.

Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. These user guidelines are not tested.

Operating Range

DC Electrical Characteristics

Over the [Operating Range](#page-7-1)

Data Retention and Endurance

Capacitance

Thermal Resistance

AC Test Conditions

AC Switching Characteristics

Over the [Operating Range](#page-7-1)

Notes

^{2.} Test conditions assume a signal transition time of 3 ns or less, timing reference levels of 0.5 × V_{DD}, input pulse levels of 0 to 3 V, output loading of the specified
I_{OL}/I_{OH} and load capacitance shown in AC Test

^{3.} For V_{DD} < 2.7 V, t_{OE} max is 25 ns.

^{4.} t_{HZ} and t_{OHZ} are specified with a load capacitance of 5 pF. Transition is measured when the outputs enter a high impedance state.
5. This parameter is characterized but not 100% tested.

AC Switching Characteristics (continued)

Over the Operating Range

Notes

^{6.} t_{WZ} is specified with a load capacitance of 5 pF. Transition is measured when the outputs enter a high impedance state.
7. This parameter is characterized but not 100% tested.

^{8.} The relationship between $\overline{\text{CE}}$ and $\overline{\text{WE}}$ determines if a $\overline{\text{CE}}$ or $\overline{\text{WE}}$ controlled write occurs.

Note 9. Although sequential column addressing is shown, it is not required.

 t_{DH}

D in

 t_{DS}

twy

 \Box D in $\parallel\!\!\!\parallel$ D in $\parallel\!\!\!\parallel$ D out $\parallel\!\!\!\perp$ D in

Figure 9. Write Cycle Timing 1 (WE Controlled) [\[10](#page-12-3)]

WE

DQ 7-0

Figure 12. Page Mode Write Cycle Timing

Power Cycle Timing

Over the [Operating Range](#page-7-1)

Figure 13. Power Cycle Timing

Functional Truth Table

Notes
_12. H = Logic HIGH, L = Logic LOW, V = Valid Data, X = Don't Care, ↓ = toggle LOW, ↑ = toggle HIGH.

13. For write cycles, data-in is latched on the rising edge of CE or WE, whichever comes first.

14. WE-controlled write cycle begins as a Read cycle and then $A_{14}-A_3$ is latched.

15. Addresses A_2 - A_0 must remain stable for at least 15 ns during page mode operation.

Ordering Information

All the above parts are Pb-free.

Ordering Code Definitions

Package Diagrams

51-85026 *H

Package Diagrams (continued)

Figure 15. 28-pin TSOP I Package Outline, 001-91155

 $\begin{array}{ll} {\small \texttt{DIMSION} \texttt{IN} \texttt{MM}} \\ {\small \texttt{MAX}} \\ \texttt{MN} \\ \texttt{MN} \end{array}$

001-91155 **

Package Diagrams (continued)

001-91156 **

Acronyms Document Conventions

Units of Measure

Document History Page

Document History Page (continued)

