IntelliMAX[™] Dual-Input Single-Output Advanced Power Switch with True Reverse-Current Blocking

FPF1320, FPF1321

Description

The FPF1320/21 is a Dual–Input Single–Output (DISO) load switch consisting of two sets of slew–rate controlled, low on–resistance, P–channel MOSFET switches and integrated analog features. The slew–rate–controlled turn–on characteristic prevents inrush current and the resulting excessive voltage droop on the power rails. The input voltage range operates from 1.5 V to 5.5 V to align with the requirements of low–voltage portable device power rails. FPF1320/21 performs seamless power–source transitions between two input power rails using the SEL pin with advanced break–before–make operation.

FPF1320/21 has a TRCB function to block unwanted reverse current from output to input during ON/OFF states. The switch is controlled by logic inputs of the SEL and EN pins, which are capable of interfacing directly with low–voltage control signals (GPIO).

FPF1321 has 65 Ω on-chip load resistor for output quick discharge when EN is LOW.

FPF1320/21 is available in 1.0 mm x 1.5 mm WLCSP, 6-bump, with 0.5 mm pitch. FPF1321B is available in 1.0 mm x 1.5 mm WLCSP, 6-bump, 0.5 mm pitch with backside laminate.

Features

- DISO Load Switches
- Input Supply Operating Range: 1.5 V ~ 5.5 V
- R_{ON} 50 m Ω at V_{IN} = 3.3 V Per Channel (Typical)
- True Reverse Current Blocking (TRCB)
- Fixed Slew Rate Controlled 130 μ s for < 1 μ F C_{OUT}
- I_{SW}: 1.5 A Per Channel (Maximum)
- Quick Discharge Feature on FPF1321
- Logic CMOS IO Meets JESD76 Standard for GPIO Interface and Related Power Supply Requirements
- ESD Protected:
 - Human Body Model: > 6 kV
 - Charged Device Model: > 1.5 kV
 - ◆ IEC 61000-4-2 Air Discharge: > 15 kV
 - ◆ IEC 61000-4-2 Contact Discharge: > 8 kV
- These are Pb-Free and Halide Free Devices

Applications

- Smart Phones / Tablet PCs
- Portable Devices
- Near Field Communication (NFC) Capable SIM Card Power Supply



ON Semiconductor®

www.onsemi.com



WLCSP-6 CASE 567RM

MARKING DIAGRAM

	Qx&K &.&2&Z	
Qx &K &. &2 &Z	= Specific I x = S or = Traceabili = Pin one d = Date Cod = Assembly	ity Code ot e

ORDERING INFORMATION

See detailed ordering and shipping information on page 12 of this data sheet.

APPLICATION DIAGRAM






Figure 1. Typical Application



BLOCK DIAGRAM

Figure 2. Functional Block Diagram (Output Discharge Path for FPF1321 Only)

PIN CONFIGURATION





PIN DESCRIPTION

Pin #	Name	Description			
A1	EN	Enable input. Active HIGH. There is an internal pull-down resistor at the EN pin.			
B1	SEL	Input power selection inputs. See Truth Table. There are internal pull-down resistors at the SEL pins.			
A2	V _{IN} A	Supply Input. Input to the power switch A.			
B2	V _{OUT}	Switch output			
C1	GND	Ground			
C2	V _{IN} B	Supply Input. Input to power switch B.			

TRUTH TABLE

SEL	EN	Switch A	Switch B	V _{OUT}	Status
Low	High	ON	OFF	V _{IN} A	V _{IN} A Selected
High	High	OFF	ON	V _{IN} B	V _{IN} B Selected
х	Low	OFF	OFF	Floating for FPF1320 GND for FPF1321	Both Switches are OFF

ABSOLUTE MAXIMUM RATINGS

Symbol	Pa	Min	Max	Unit	
V _{IN}	$V_{IN}A$, $V_{IN}B$, V_{SEL} , V_{EN} , V_{OUT} to GN	-0.3	6	V	
I _{SW}	Maximum Continuous Switch Curre	nt per Channel	-	1.5	А
PD	Total Power Dissipation at T _A = 25°	0	-	1.2	W
T _{STG}	Operating and Storage Junction Ter	-65	150	°C	
Θ_{JA}	Thermal Resistance, Junction-to-Ambient		_	85 (Note 1)	°C/W
	(1 in. ² Pad of 2-oz. Copper)	(1 in. ² Pad of 2-oz. Copper)		110 (Note 2)	
ESD	Electrostatic Discharge Capability	ostatic Discharge Capability Human Body Model, JESD22-A114		-	kV
		Charged Device Model, JESD22-C101	1.5	-	
		Air Discharge (V _{IN} A, V _{IN} B to GND), IEC61000-4-2 System Level	15.0	-	
		Contact Discharge (V _{IN} A, V _{IN} B to GND), IEC61000-4-2 System Level	8.0	-	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Measured using 2S2P JEDEC std. PCB.

2. Measured using 2S2P JEDEC PCB cold-plate method.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameters	Min	Max	Unit
V _{IN}	Input Voltage on V _{IN} A, V _{IN} B	1.5	5.5	V
T _A	Ambient Operating Temperature	-40	85	°C

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

ELECTRICAL CHARACTERISTICS $V_{IN}A = V_{IN}B = 1.5$ to 5.5 V, $T_A = -40$ to 85°C unless otherwise noted. Typical values are at $V_{IN}A = V_{IN}B = 3.3$ V, $T_A = 25$ °C

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit				
BASIC OPERATION										
V _{IN} A, V _{IN} B	Input Voltage	-	1.5	-	5.5	V				
I _{SD}	Shutdown Current	$ \begin{array}{l} \text{SEL} = \text{HIGH or LOW, EN} = \text{GND}, \\ \text{V}_{\text{OUT}} = \text{GND}, \text{V}_{\text{IN}}\text{A} = \text{V}_{\text{IN}}\text{B} = 5.5 \text{ V} \end{array} $	_	_	5	μΑ				
lQ	Quiescent Current	$I_{OUT} = 0$ mA, SEL = HIGH or LOW, EN = HIGH, V _{IN} A = V _{IN} B = 5.5 V	_	12	22	μΑ				
	On-Resistance	$\label{eq:VINA} \begin{array}{l} V_{IN}A = V_{IN}B = 5.5 \text{ V}, \\ I_{OUT} = 200 \text{ mA}, T_A = 25^{\circ}\text{C} \end{array}$	_	42	60	mΩ				
R _{ON}		$V_{IN}A = V_{IN}B = 3.3 \text{ V},$ $I_{OUT} = 200 \text{ mA}, \text{ T}_A = 25^{\circ}\text{C}$	_	50	-					
		$V_{IN}A = V_{IN}B = 1.8 \text{ V},$ $I_{OUT} = 200 \text{ mA}, \text{ T}_A = 25^{\circ}\text{C} \text{ to } 85^{\circ}\text{C}$	-	80	-					
		$V_{IN}A = V_{IN}B = 1.5 \text{ V},$ $I_{OUT} = 200 \text{ mA}, \text{ T}_A = 25^{\circ}\text{C}$	-	-	170					
V _{IH}	SEL, EN Input Logic High Voltage	V _{IN} A, V _{IN} B = 1.5 V – 5.5 V	1.15	-	-	V				
V _{IL}	SEL, EN Input Logic Low Voltage	V _{IN} A, V _{IN} B = 1.8 V – 5.5 V	-	-	0.65	V				
	SEL, EN Input Logic Low Voltage	V _{IN} A, V _{IN} B = 1.5 V – 1.8 V	-	-	0.60					
V _{DROOP_OUT}	Output Voltage Droop while Channel Switching from Higher Input Voltage Lower Input Voltage (Note 3)	$ \begin{aligned} &V_{IN}A = 3.3 \text{ V}, V_{IN}B = 5 \text{ V}, \\ &Switching from V_{IN}A \rightarrow V_{IN}B, \\ &R_L = 150 \ \Omega, \ C_{OUT} = 1 \ \mu F \end{aligned} $	-	-	100	mV				
I _{SEL} /I _{EN}	Input Leakage at SEL and EN Pin	-	-	-	1.2	μA				

ELECTRICAL CHARACTERISTICS $V_{IN}A = V_{IN}B = 1.5$ to 5.5 V, $T_A = -40$ to 85°C unless otherwise noted. Typical values are at $V_{IN}A = V_{IN}B = 3.3$ V, $T_A = 25$ °C (continued)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
BASIC OPER	ATION (continued)					
R _{SEL_PD} / R _{EN_PD}	Pull-Down Resistance at SEL or EN Pin	-	-	7	-	MΩ
R _{PD}	Output Pull-Down Resistance	SEL = HIGH or LOW, EN = GND, I _{FORCE} = 20 mA, $T_A = 25^{\circ}C$, FPF1321	-	65	-	Ω
RUE REVER	SE CURRENT BLOCKING					
V _{T_RCB} RCB Protection Trip Point V _{OUT} - V _{IN} A or V _{IN} B		$V_{OUT} - V_{IN}A$ or $V_{IN}B$	-	45	-	mV
V _{R_RCB}	RCB Protection Release Trip Point V _{IN} A or V _{IN} B –V _{OUT}		-	25	-	mV
I _{RCB}	V _{IN} A or V _{IN} B Current During RCB	$V_{OUT} = 5.5 V,$ $V_{IN}A \text{ or } V_{IN}B = \text{Short to GND}$	-	9	15	μA
^t RCB_ON	RCB Response Time w hen Device is ON (Note 3)	$V_{IN}A \text{ or } V_{IN}B = 5 \text{ V},$ $V_{OUT}V_{IN}A,B = 100 \text{ mV}$	-	5	-	μs
OYNAMIC CH	ARACTERISTICS					
t _{DON}	Turn-On Delay (Note 4)	$V_{IN}A \text{ or } V_{IN}B = 3.3 \text{ V}, \text{ R}_{L} = 150 \Omega,$	-	120	-	μs
t _R	V _{OUT} Rise Time (Note 4)	C _L = 1 μ F, T _A = 25°C, SEL: HIGH, EN: LOW \rightarrow HIGH	-	130	-	
t _{ON}	Turn-On Time (Note 6)		-	250	-	
t _{DOFF}	Turn-Off Delay (Note 4)	$V_{IN}A \text{ or } V_{IN}B = 3.3 \text{ V}, \text{ R}_{L} = 150 \Omega,$	-	15	-	μs
t _F	V _{OUT} Fall Time (Note 4)	C _L = 1 μ F, T _A = 25°C, SEL: HIGH, EN: HIGH→ LOW	-	320	-	
t _{OFF}	Turn-Off Time (Note 7)		-	335	-	
t _{DOFF}	Turn-Off Delay (Note 4, Note 5)	$V_{IN}A \text{ or } V_{IN}B = 3.3 \text{ V}, \text{ R}_{L} = 150 \Omega,$	-	6	-	μs
t _F	V _{OUT} Fall Time (Note 4, Note 5)	C _L = 1 μ F, T _A = 25°C, SEL: HIGH, EN: HIGH→ LOW,	-	110	-	
t _{OFF}	Turn-Off Time (Note 5, Note 7)	Output Discharge Mode, FPF1321	-	116	-	
t _{TRANR}	Transition Time LOW \rightarrow HIGH (Note 4)	$\label{eq:VINA} \begin{array}{l} V_{IN}A = 3.3 \ V, \ V_{IN}B = 5 \ V, \\ Switching from \ V_{IN}A \rightarrow V_{IN}B, \end{array}$	_	3	_	μs
t _{SLH}	Switch-Over Rising Delay (Note 4)	SEL: LOW \rightarrow HIGH, EN: HIGH, R _L = 150 Ω , C _L = 1 μ F, T _A = 25°C	-	1	-	
t _{TRANF}	Transition Time HIGH \rightarrow LOW (Note 4)	$V_{IN}A = 3.3 \text{ V}, V_{IN}B = 5 \text{ V},$ Switching from $V_{IN}B \rightarrow V_{IN}A$,	-	45	-	μs
t _{SHL}	Switch-Over Falling Delay (Note 4)	SEL: HIĞH → LÖW, EN: HIĞH, R _L = 150 Ω, C = 1 μF, T _A = 25°C	-	5	-	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

This parameter is guaranteed by the Electrical ontradictivities in operated under an
This parameter is guaranteed by design and characterization; not production tested.
t_{DON}/t_{DOFF}/t_R/t_F/t_{TRANR}/t_{TRANF}/t_{SLH}/t_{SHL} are defined in Figure 4.
FPF1321 output discharge is enabled during off.

6. $t_{OFF} = t_F + t_{DOFF}$ 7. $t_{OFF} = t_F + t_{DOFF}$

TIMING DIAGRAM





Figure 4. Dynamic Behavior Timing Diagram

TYPICAL CHARACTERISTICS










Figure 7. Shutdown Current vs. Temperature


Figure 6. Supply Current vs. Supply Voltage








TYPICAL CHARACTERISTICS (continued)



TYPICAL CHARACTERISTICS (continued)









Figure 19. t_R and t_F with FPF1320 vs. Temperature






Figure 20. t_R and t_F with FPF1321 vs. Temperature








Figure 22. Switch Over Time vs. Temperature

TYPICAL CHARACTERISTICS (continued)








Figure 25. R_{PD} with FPF1321 vs. Temperature





Figure 27. Turn–Off Response with FPF1320 ($V_{IN}A = 3.3 V$, $C_{IN} = 1 \mu$ F, $C_{OUT} = 1 \mu$ F, $R_L = 150 \Omega$, SEL = LOW)








Figure 26. Turn–On Response (V_{IN}A = 3.3 V, C_{IN} = 1 μ F, C_{OUT} = 1 μ F, R_L = 150 Ω , SEL = LOW)





TYPICAL CHARACTERISTICS (continued)




Figure 29. Power Source Transition from 3.3 V to 5 V ($V_{IN}A = 3.3$ V, $V_{IN}B = 5$ V, $C_{IN} = 1 \mu$ F, $C_{OUT} = 1 \mu$ F, $R_L = 150 \Omega$)





Figure 31. TRCB During Off ($V_{IN}A = V_{IN}B =$ Floating, $V_{OUT} = 5 V$, $C_{IN} = 1 \mu$ F, $C_{OUT} = 1 \mu$ F, EN = LOW, No R_L)






Figure 32. TRCB During On (V_{IN}A = 5 V, V_{OUT} = 6 V, C_{IN} = 1 μ F, C_{OUT} = 1 μ F, EN = HIGH, No R_L)

OPERATION AND APPLICATION DESCRIPTION

The FPF1320 and FPF1321 are dual-input single-output power multiplexer switches with controlled turn-on and seamless power source transition. The core is a 50 m Ω P-channel MOSFET and controller capable of functioning over a wide input operating range of 1.5 V to 5.5 V per channel. The EN and SEL pins are active-HIGH, GPIO/CMOS-compatible input. They control the state of the switch and input power source selection, respectively. TRCB functionality blocks unwanted reverse current during both ON and OFF states when higher V_{OUT} than V_{IN}A or V_{IN}B is applied. FPF1321 has a 65 Ω output discharge path during off.

Input Capacitor

To limit the voltage drop on the input supply caused by transient inrush current when the switch turns on into a discharged load capacitor; a capacitor must be placed between the $V_{IN}A$ or $V_{IN}B$ pins to the GND pin. At least 1 μ F ceramic capacitor, C_{IN} , placed close to the pins, is usually sufficient. Higher-value C_{IN} can be used to reduce more the voltage drop.

Inrush Current

Inrush current occurs when the device is turned on. Inrush current is dependent on output capacitance and slew rate control capability, as expressed by:

$$I_{INRUSH} = C_{OUT} \times \frac{V_{IN} - V_{INITIAL}}{t_R} + I_{LOAD}$$
 (eq. 1)

where:

 C_{OUT} : Output capacitance; t_R : Slew rate or rise time at V_{OUT} ; V_{IN} : Input voltage, $V_{IN}A$ or $V_{IN}B$; $V_{INITIAL}$: Initial voltage at C_{OUT} , usually GND; and I_{LOAD} : Load current.

Higher inrush current causes higher input voltage drop, depending on the distributed input resistance and input capacitance. High inrush current can cause problems.

FPF1320/1 has a 130 μ s of slew rate capability under 3.3 V_{IN} at 1 μ F of C_{OUT} and 150 Ω of R_L so inrush current and input voltage drop can be minimized.

Power Source Selection

Input power source selection can be controlled by the SEL pin. When SEL is LOW, output is powered from $V_{IN}A$ while SEL is HIGH, $V_{IN}B$ is powering output. The SEL signal is ignored during device OFF.

Output Voltage Drop During Transition

Output voltage drop usually occurs during input power source transition period from low voltage to high voltage. The drop is highly dependent on output capacitance and load current. FPF1320/1 adopts an advanced break-before-make control, which can result in minimized output voltage drop during the transition time.

Output Capacitor

Capacitor C_{OUT} of at least 1 μ F is highly recommended between the V_{OUT} and GND pins to achieve minimized output voltage drop during input power source transition. This capacitor also prevents parasitic board inductance.

True Reverse-Current Blocking

The true reverse-current blocking feature protects the input source against current flow from output to input regardless of whether the load switch is on or off.

Board Layout

For best performance, all traces should be as short as possible. To be most effective, the input and output capacitors should be placed close to the device to minimize the effect that parasitic trace inductance on normal and short–circuit operation. Wide traces or large copper planes for power pins ($V_{IN}A$, $V_{IN}B$, V_{OUT} and GND) minimize the parasitic electrical effects and the thermal impedance.

Part Number	Top Mark	Channel	Switch Per Channel (Typ.) at 3.3 V _{IN}	Reverse Current Blocking	Output Discharge	Rise Time (t _R)	Package
FPF1320UCX	QS	DISO	50 m Ω	Yes	NA	130 μs	1.0 mm \times 1.5 mm Wafer-Level Chip-Scale
FPF1321UCX	QT	DISO	50 m Ω	Yes	65 Ω	130 μs	Package (WLCSP) 6-Bumps, 0.5 mm Pitch
FPF1321BUCX	QT	DISO	50 mΩ	Yes	65 Ω	130 μs	1.0 mm × 1.5 mm Wafer-Level Chip-Scale Package (WLCSP) 6-Bumps, 0.5 mm Pitch with Backside Laminate


ORDERING INFORMATION

PRODUCT-SPECIFIC DIMENSIONS

Product	D	E	Х	Y
FPF1320UCX	1460 μm ±30 μm	960 μm ±30 μm	230 μm	230 µm
FPF1321UCX	1460 μm ±30 μm	960 μm ±30 μm	230 μm	230 µm
FPF1321BUCX	1460 μm ±30 μm	960 μm ±30 μm	230 μm	230 µm

IntelliMAX is a trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.





DOCUMENT NUMBER:	98AON16579G	Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.					
DESCRIPTION:	WLCSP6 1.46x0.96x0.582 PAGE 1 O						
ON Semiconductor reserves the right the suitability of its products for any pa	to make changes without further notice to an articular purpose, nor does ON Semiconducto	stries, LLC dba ON Semiconductor or its subsidiaries in the United States y products herein. ON Semiconductor makes no warranty, representation r assume any liability arising out of the application or use of any product or acidental damages. ON Semiconductor does not convey any license under	or guarantee regarding r circuit, and specifically				