

# UM11734

Hardware user manual for FRDM665SPIEVB

Rev. 1 — 25 July 2022

User manual

## Document information

Information	Content
Keywords	MC33665A, SPI, BMS gateway IC
Abstract	User manual for starting work with MC33665A SPI EVB.



**Revision history**

Rev	Date	Description
1	20220725	initial version

**IMPORTANT NOTICE****For engineering development or evaluation purposes only**

NXP provides the product under the following conditions:

This evaluation kit is for use of **ENGINEERING DEVELOPMENT OR EVALUATION PURPOSES ONLY**. It is provided as a sample IC pre-soldered to a printed-circuit board to make it easier to access inputs, outputs and supply terminals. This evaluation board may be used with any development system or other source of I/O signals by connecting it to the host MCU computer board via off-the-shelf cables. This evaluation board is not a Reference Design and is not intended to represent a final design recommendation for any particular application. Final device in an application heavily depends on proper printed-circuit board layout and heat sinking design as well as attention to supply filtering, transient suppression, and I/O signal quality.

The product provided may not be complete in terms of required design, marketing, and or manufacturing related protective considerations, including product safety measures typically found in the end device incorporating the product. Due to the open construction of the product, it is the responsibility of the user to take all appropriate precautions for electric discharge. In order to minimize risks associated with the customers' applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. For any safety concerns, contact NXP sales and technical support services.

## 1 Introduction

---

The NXP analog product development boards provide an easy-to-use platform for evaluating NXP products. The boards support a range of analog, mixed-signal, and power solutions. They incorporate monolithic integrated circuits and system-in-package devices that use proven, high-volume technology. NXP products offer longer battery life, a smaller form factor, reduced component counts, lower cost, and improved performance in powering state-of-the-art systems.

This page guides the user through the process of setting up and using the MC33665A serial peripheral interface (SPI) evaluation board (EVB).

## 2 Finding kit resources and information on the NXP web site

---

NXP Semiconductors provides online resources for this evaluation board and its supported device(s) on <http://www.nxp.com>.

The information page for the FRDM665SPIEVB evaluation board is at <http://www.nxp.com/FRDM665SPIEVB>. The information page provides overview information, documentation, software and tools, parametrics, ordering information and a Getting Started tab. The Getting Started tab provides quick-reference information applicable to using the FRDM665SPIEVB evaluation board, including the downloadable assets referenced in this document.

## 3 Getting ready

---

Working with the FRDM665SPIEVB requires the kit contents, additional hardware, and a Windows PC workstation with installed software.

### 3.1 Kit contents

The FRDM665SPIEVB kit includes:

- MC33665A SPI EVB, SPI to four transformer physical layer (TPL) interface EVB
- One TPL daisy chain cable; two-wire twisted-pair daisy chain interface cable
- One power cable, 4-pin socket
- Quick Start Guide

### 3.2 Additional hardware

In addition to the kit contents, the following hardware is necessary or beneficial:

- External dual power supply 8 V to 16 V/2 A (optional)
- EVBs of battery cell controller (BCC) devices from NXP
- S32K344EVb-Q172 evaluation and development board for S32K344 from NXP
- 14-cell battery pack or a battery emulator, such as BATT-14CEMULATOR

## 4 Getting to know the hardware

---

### 4.1 Kit overview

The FRDM665SPIEBV serves as a hardware evaluation tool in support of the MC33665A device of NXP. The MC33665A is a gateway router that can route TPL messages from a microcontroller to four different TPL ports. It is designed for use in both automotive and industrial applications. The device can route both TPL2 and TPL3 messages. FRDM665SPIEBV is an ideal board for rapid prototyping of MC33665A for SPI interface to MCU.

FRDM665SPIEBV supports an SPI for both requests (REQ) and responses (RSP). Differential communication to daisy chain devices can be established with four different ports.

### 4.2 Board features

The main features of FRDM665SPIEBV are:

- Request SPI
- Response SPI
- Onboard transformer isolation for TPL communication to BCC devices
- Configurable VIO voltage
- Configurable VDD5V from internal and external supply
- DIP switch for configuring the SPI of MC33665A to operate with or without crystals
- Reset switch for the device and board
- LED display for the status of power
- Connectors to interface directly with S32K344EVB launchpad
- Connectors for external interface to general-purpose input/output (GPIO) and I<sup>2</sup>C-bus

### 4.3 Block diagram




Figure 1. FRDM665SPIEVB block diagram

### 4.4 Board description


The FRDM665SPIEVB allows the user to prototype and test all functions of the MC33665A gateway router.

It can be stacked directly on the S32K344EVB. Different modes of SPI communication can be established with MC33665A from K1 to K6 connectors. The FRDM665SPIEVB can be supplied with 12 V at J6 connector or it can be powered directly from S32K344EVB or EXT5V at J11. VDDC and VDDD can be selected by bridging one of the positions in jumper J8 (Table 7) to select the 5 V. Bridging options jumper at J13 (Table 8) makes it possible to select the VIO voltage of 3.3 V or 5 V or VIO of S32K344EVB. S32K344EVB can be supplied with USB connection when connected to a PC.

SPI interface to external controller boards can be done with J7 for REQ SPI and J16 for RSP SPI. Ensure the VIO of external controller board is the same as the VIO selected with jumper J13. Single SPI or dual SPI modes can be selected by using jumpers at J14. Populating all jumpers at J14 enables single SPI mode and depopulates jumpers at J14 for dual SPI mode. SW2 DIP switch can be used to select the CFG and ID configuration for MC33665A. BCC devices can be connected to daisy chain ports 0 to 3 via connectors J5, J12, J17, and J18.

Connector J1 gives the option to access the GPIO and I<sup>2</sup>C-bus pins of MC33665A.

Contact the NXP engineering team for using TPL autowake function in FRDM665SPIEVB.



Power configuration of the board can be reflected by LEDs populated on board. LEDs glow on board reflects the right power interface connected to FRDM665SPIEVB.

Table 1. Power status LEDs

LED	VBAT 12 V	External 5 V	S32K344EVB
D13 - red	X	-	-
D14 - green	X	X	X
D15 - green	X	X	X
D16 - red	X	-	-

### 4.5 Connectors

FRDM665SPIEVB has multiple connectors for interfacing to MCU, internal GPIO, and external BCC devices.




Figure 3. FRDM665SPIEVB connectors

Pin configuration of connectors is shown in [Table 2](#) to [Table 15](#).

Table 2. Power connector - J6

Pin number	Connection	Description
1	VBAT	connection to 12 V
2	-	not connected
3	-	not connected
4	GND	ground connection for MC33665A and interface boards

Table 3. GPIO and interface - J1

Pin number	Connection	Description
1	GPIO0	interface to GPIO0 or INT0 for MC33665A
2	GPIO1	interface to GPIO1 or INT1 for MC33665A
3	GPIO2	interface to GPIO2 or INT2 for MC33665A
4	GPIO3	interface to GPIO3 or INT3 for MC33665A
5	GPIO4	interface to GPIO4 or I <sup>2</sup> C-bus in MC33665A
6	GPIO5	interface to GPIO5 or I <sup>2</sup> C-bus in MC33665A
7	GPIO6	interface to GPIO6 or SYNC in MC33665A
8	GPIO7	interface to GPIO7 or HOLD in MC33665A
9	VSS/GND	ground
10	VDD5V	5 V supply line
11	VSS/GND	ground
12	VIO	VIO interface for MC33665A
13	-	not connected
14	-	not connected



Table 3. GPIO and interface - J1...continued

Pin number	Connection	Description
15	NC-SDAT_RSP_TXD	connect R6 to interface SDAT_RSP_TXD of MC33665A
16	NC-SDAT_REQ_RXD	connect R7 to interface SDAT_REQ_RXD of MC33665A
17	STB_N_OUT	inverted standby signal from MC33665A
18	STB_OUT	standby signal from MC33665A
19	RESET	reset signal for MC33665A
20	VDD5V	5 V supply line

Table 4. Response SPI - J16

Pin number	Connection	Description
1	SPI_RESP_CS	chip select for response SPI
2	GND	ground
3	SPI_RESP_CLK	clock interface for response SPI
4	GND	ground
5	SPI_RESP_SIN	response TXD of MC33665A
6	GND	ground
7	-	not connected
8	GND	ground

Table 5. Request SPI - J7

Pin number	Connection	Description
1	SPI_REQ_CS	chip select for request SPI
2	GND	ground
3	SPI_REQ_SCK	clock interface for request SPI
4	GND	ground
5	SPI_REQ_SIN	response TXD of MC33665A; interfaced to MC33665A by shorting jumper pin 1 and pin 2 in J14
6	GND	ground
7	SPI_REQ_SOUT	request RXD of MC33665A
8	GND	ground

Table 6. External 5 V - J11

Pin number	Connection	Description
1	EXT5V	external 5 V supply
2	VSS/GND	ground

Table 7. VDD5V jumper - J8

Pin number	Connection	Description
1-2	5V-S32K344EVB	connection of 5 V from S32K344EVB to MC33665A SPI EVB; functional only when FRDM665SPIEVB is used with S32K344 stackable EVB. Note: Default connection.
3-4	VREG	5 V generated by VREG is connected to VDD5V. Note: It needs an external 12 V connection to VBAT with J6.
5-6	EXT5V	external 5 V supply connected to J11 is selected for EXT5V

Table 8. VIO jumper - J13

Pin number	Connection	Description
1-2	VREG	connects constant 5 V generated by VREG to VDDIO/VIO of MC33665A
3-4	VIO-S32K	connects VIO preselected in S32K344EVB to MC33665A. Note: Default connection.
5-6	3V3LDO	connects constant 3.3 V generated by low dropout (LDO) to VDDIO/VIO of MC33665A

Table 9. Single SPI jumper - J14

Pin number	Connection	Description
1-2	SDAT_RSP_TXD	bridge SDAT_RSP_TXD for single SPI mode
3-4	SCLK_RSP	bridge SCLK_RSP with SCLK_REQ for single SPI mode
5-6	CSN_RSP	bridge CSN_RSP with CSN_REQ for single SPI mode

Table 10. S32K344EVB connector - K1

Pin number	Connection	Description
1	HOLD	interface to MC33665A GPIO7
3	SYNC	interface to MC33665A GPIO6
5	GPIO5	interface to MC33665A GPIO5
7	GPIO4	interface to MC33665A GPIO4
9	GPIO3	interface to MC33665A GPIO3
11	GPIO2	interface to MC33665A GPIO2
13	GPIO1	interface to MC33665A GPIO1
15	GPIO0	interface to MC33665A GPIO0
Other	-	not connected

Table 11. S32K344EVB connector - K2

Pin number	Connection	Description
1	STB_OUT	interface to MC33665A standby signal STB_OUT

Table 11. S32K344EVB connector - K2...continued

Pin number	Connection	Description
5	CSN_RSP	interface to MC33665A CSN_RSP
7	SDAT_REQ_RXD	interface to MC33665A request RXD
9	SDAT_RSP_TXD	interface to MC33665A response TXD
11	SCLK_RSP	interface to MC33665A response clock
17	RESET	interface to MC33665A RESET signal
19	WAKE_IN	interface to MC33665A WAKE_IN signal
Other	-	not connected

Table 12. S32K344EVB connector - K3

Pin number	Connection	Description
3	VIO-S32K	preselected VIO from S32K344EVB
9	5V-S32K	5 V power rail from S32K344EVB
11	VSS	ground
13	VSS	ground
Other	-	not connected

Table 13. S32K344EVB connector - K4

Pin number	Connection	Description
7	SCLK_REQ	request clock signal to MC33665A
13	SDAT_REQ_RXD	request RXD signal to MC33665A
15	CSN_REQ	request CSN to MC33665A
Other	-	not connected

Table 14. S32K344EVB connector - K5

Pin number	Connection	Description
12	VSS	ground
Other	-	not connected

Table 15. S32K344EVB connector - K6

Pin number	Connection	Description
5	SDAT_RSP_TXD	response signal from MC33665A <ul style="list-style-type: none"> <li>• Must disable pin of S32K344</li> </ul>
7	SDAT_REQ_RXD	request signal to MC33665A <ul style="list-style-type: none"> <li>• Must disable pin of S32K344</li> </ul>
12	VSS	ground

Table 15. S32K344EVB connector - K6...continued

Pin number	Connection	Description
Other	-	not connected

## 5 Configuring the hardware

FRDM665SPIEBV can be configured as stacked board to S32K344EVB.

### 5.1 Stacked board configuration

As shown in [Figure 4](#), FRDM665SPIEBV and S32K344EVB can be connected together and stacked for communication (dual SPI) and power interface. Power can be supplied to FRDM665SPIEBV with K3 connector from S32K344EVB. External power supply to FRDM665SPIEBV with J6 connector is optional. Check the power LEDs D15 and D14 during this setup or configuration. In case it is not glowing, check the jumper settings at J8 and J13. Jumpers J8 and J13 must be connected appropriately to have VDD5V and VIO to MC33665A from S32K344EVB. For stacked board configuration, remove the four plastic holders placed on four corners of FRDM665SPIEBV.




Figure 4. Board interface connections

### 5.2 External board configuration

FRDM665SPIEBV can be interfaced with external microcontroller boards for SPI and GPIO interface of MC33665A. Connect 12 V at J6 or external 5 V to J11 interface. Select the 5 V to MC33665A with jumper J8. Care should be taken in selecting the right VIO for both external microcontroller board and FRDM665SPIEBV. Jumper J13 can be used to select the right VIO for MC33665A. Before powering up the boards, crosscheck the VIO selection for microcontroller board and FRDM665SPIEBV. Care must be taken for interconnection wires of request SPI and response SPI from external microcontroller board to FRDM665SPIEBV. It must be twisted pair with short GND wires interconnecting the boards (FRDM665SPIEBV and microcontroller).




Figure 5. External board interface

Communication can be established by MCU to BCC devices connected on different ports with SPI interface on MC33665A.

## 6 Available accessories

Table 16. Accessories

Part number	Description
FRDM33772CSPEVB	evaluation board for MC33772C with SPI communication
RD33771CDSTEVB	evaluation board for MC33771C BCC with isolated daisy chain communication
BATT-14EXTENDER	battery emulator extender
BATT-14CEMULATOR	14-cell battery pack to supply MC33771C EVBs
S32K3X4EVb-Q172	evaluation and development board for general-purpose MCU (S32K344)
BATT-TPLCABLE20	TPL, two-wire, twisted, 20 cm long cable
BATT-TPLCABLE50	TPL, two-wire, twisted, 50 cm long cable
BATT-14CTCABLE25	cell terminal (CT) cable, 14 cells, 25 cm long

## 7 Legal information

### 7.1 Definitions

**Draft** — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

### 7.2 Disclaimers

**Limited warranty and liability** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

**Terms and conditions of commercial sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Evaluation products** — This product is provided on an "as is" and "with all faults" basis for evaluation purposes only. NXP Semiconductors, its affiliates and their suppliers expressly disclaim all warranties, whether express, implied or statutory, including but not limited to the implied warranties of non-infringement, merchantability and fitness for a particular purpose. The entire risk as to the quality, or arising out of the use or performance, of this product remains with customer.

In no event shall NXP Semiconductors, its affiliates or their suppliers be liable to customer for any special, indirect, consequential, punitive or incidental damages (including without limitation damages for loss of business, business interruption, loss of use, loss of data or information, and the like) arising out of the use of or inability to use the product, whether or not based on tort (including negligence), strict liability, breach of contract, breach of warranty or any other theory, even if advised of the possibility of such damages.

Notwithstanding any damages that customer might incur for any reason whatsoever (including without limitation, all damages referenced above and all direct or general damages), the entire liability of NXP Semiconductors, its affiliates and their suppliers and customer's exclusive remedy for all of the foregoing shall be limited to actual damages incurred by customer based on reasonable reliance up to the greater of the amount actually paid by customer for the product or five dollars (US\$5.00). The foregoing limitations, exclusions and disclaimers shall apply to the maximum extent permitted by applicable law, even if any remedy fails of its essential purpose.

**Translations** — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

**Security** — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately.

Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at [PSIRT@nxp.com](mailto:PSIRT@nxp.com)) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

### 7.3 Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

**NXP** — wordmark and logo are trademarks of NXP B.V.

## Tables

Tab. 1.	Power status LEDs .....	7	Tab. 9.	Single SPI jumper - J14 .....	10
Tab. 2.	Power connector - J6 .....	8	Tab. 10.	S32K344EVB connector - K1 .....	10
Tab. 3.	GPIO and interface - J1 .....	8	Tab. 11.	S32K344EVB connector - K2 .....	10
Tab. 4.	Response SPI - J16 .....	9	Tab. 12.	S32K344EVB connector - K3 .....	11
Tab. 5.	Request SPI - J7 .....	9	Tab. 13.	S32K344EVB connector - K4 .....	11
Tab. 6.	External 5 V - J11 .....	9	Tab. 14.	S32K344EVB connector - K5 .....	11
Tab. 7.	VDD5V jumper - J8 .....	10	Tab. 15.	S32K344EVB connector - K6 .....	11
Tab. 8.	VIO jumper - J13 .....	10	Tab. 16.	Accessories .....	13

## Figures

Fig. 1.	FRDM665SPIEVB block diagram .....	6	Fig. 4.	Board interface connections .....	12
Fig. 2.	SPI EVB description .....	7	Fig. 5.	External board interface .....	13
Fig. 3.	FRDM665SPIEVB connectors .....	8			