FSL116HR

Green-Mode Power Switch

Description

The FSL116HR integrated Pulse Width Modulator (PWM) and SENSEFET® is specifically designed for high− performance offline Switched−Mode Power Supplies (SMPS) with minimal external components. FSL116HR includes integrated high−voltage power switching regulators that combine an avalanche−rugged SENSEFET with a Current−Mode PWM control block.

The integrated PWM controller includes: Under−Voltage Lockout (UVLO) protection, Leading−Edge Blanking (LEB), a frequency generator for EMI attenuation, an optimized gate turn−on / turn−off driver, Thermal Shutdown (TSD) protection, and temperature−compensated precision current sources for loop compensation and fault−protection circuitry. The FSL116HR offers good soft−start performance. When compared to a discrete MOSFET and controller or RCC switching converter solution, the FSL116HR reduces total component count, design size, and weight; while increasing efficiency, productivity, and system reliability. This device provides a basic platform that is well suited for the design of cost−effective flyback converters.

Features

- Internal Avalanche−Rugged SENSEFET (650 V)
- Under 50 mW Standby Power Consumption at 265 V_{AC}, No−load Condition with Burst Mode
- Precision Fixed Operating Frequency with Frequency Modulation for Attenuating EMI
- Internal Startup Circuit
- Built−in Soft−Start: 20 ms
- Pulse−by−Pulse Current Limiting
- Various Protections: Over−Voltage Protection (OVP), Overload Protection (OLP), Output−Short Protection (OSP), Abnormal Over−Current Protection (AOCP), Internal Thermal Shutdown Function with Hysteresis (TSD)
- Auto−Restart Mode
- Under−Voltage Lockout (UVLO)
- Low Operating Current: 1.8 mA
- Adjustable Peak Current Limit
- This is a Pb−Free Device

Applications

- SMPS for VCR, STB, DVD, & DVCD Players
- SMPS for Home Appliance
- Adapter

MARKING DIAGRAM

$Y&E&Z&2&K
FSL116HR

$Y	= ON Semiconductor Logo
&E	= Designates Space
&Z	= Assembly Plant Code
&2	= 2−Digit Date Code Format
&K	= 2−Digit Lot Run Tracebility Code
FSL116HR	= Specific Device Code Data

ORDERING INFORMATION

See detailed ordering and shipping information on page 2 of this data sheet.

FSL116HR

Related Resources

- *AN−4137 − Design Guidelines for Offline Flyback Converters Using Power Switch*
- *AN−4141 − Troubleshooting and Design Tips for Power Switch Flyback Applications*
- *AN−4147 − Design Guidelines for RCD Snubber of Flyback*
- *Power Supply WebDesigner − Flyback Design & Simulation − In Minutes at No Expense*

Table 1. MAXIMUM OUTPUT POWER

Maximum Output Power (Note 1)			
230V$_{AC}$ ±15% (Note 2)		**85 − 265 V$_{AC}$**	
Adapter (Note 3)	**Open Frame**	Adapter (Note 3)	**Open Frame**
11 W	16 W	10 W	14 W

1. The junction temperature can limit the maximum output power.
2. 230 V$_{AC}$ or 100 / 115 V$_{AC}$ with doubler.
3. Typical continuous power in a non−ventilated enclosed adapter measured at 50°C ambient.

ORDERING INFORMATION

Part Number	Operating Temperature Range	Top Mark	Package	Shipping
FSL116HR	−40 to 105°C	FSL116HR	8−Lead, Dual Inline Package (DIP) (Pb−Free)	3000 Units / Tube

Application Diagram

Figure 1. Typical Application

FSL116HR

Internal Block Diagram

**Figure 2. Internal Block Diagram**

Pin Configuration

Figure 3. Pin Configuration

PIN DEFINITIONS

Pin No.	Name	Description
1	GND	*Ground*. SENSEFET source terminal on the primary side and internal control ground.
2	V_{CC}	*Positive Supply Voltage Input*. Although connected to an auxiliary transformer winding, current is supplied from pin 5 (V_{STR}) via an internal switch during startup (*see Figure 2*). Once V_{CC} reaches the UVLO upper threshold (12 V), the internal startup switch opens and device power is supplied via the auxiliary transformer winding.
3	V_{FB}	*Feedback Voltage*. The non-inverting input to the PWM comparator, it has a 0.4 mA current source connected internally, while a capacitor and opto-coupler are typically connected externally. There is a delay while charging external capacitor C_{FB} from 2.4 V to 6 V using an internal 5 μA current source. This delay prevents false triggering under transient conditions, but still allows the protection mechanism to operate under true overload conditions.
4	I_{PK}	*Peak Current Limit*. Adjusts the peak current limit of the SENSEFET. The feedback 0.4 mA current source is diverted to the parallel combination of an internal 6 kΩ resistor and any external resistor to GND on this pin to determine the peak current limit.
5	V_{STR}	*Startup*. Connected to the rectified AC line voltage source. At startup, the internal switch supplies internal bias and charges an external storage capacitor placed between the V_{CC} pin and ground. Once V_{CC} reaches 12 V, the internal switch is opened.
6, 7, 8	Drain	*Drain*. Designed to connect directly to the primary lead of the transformer and capable of switching a maximum of 650 V. Minimizing the length of the trace connecting these pins to the transformer decreases leakage inductance.

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Min	Max	Unit
V_{STR}	V_{STR} Pin Voltage	−0.3	650.0	V
V_{DS}	Drain Pin Voltage	−0.3	650.0	V
V_{CC}	Supply Voltage	–	26	V
V_{FB}	Feedback Voltage Range	−0.3	12	V
I_D	Continuous Drain Current	–	1	A
I_{DM}	Drain Current Pulsed (Note 4)	–	4	A
E_{AS}	Single Pulsed Avalanche Energy (Note 5)	–	38	mJ
P_D	Total Power Dissipation	–	1.5	W
T_J	Operating Junction Temperature	Internally Limited		°C
T_A	Operating Ambient Temperature	−40	+105	°C
T_{STG}	Storage Temperature	−55	+150	°C
ESD	Human Body Model, JESD22−A114 (Note 6)	5	–	KV
	Charged Device Model, JESD22−C101 (Note 6)	2	–	
Θ_{JA}	Junction−to−Ambient Thermal Resistance (Note 7, 8)	–	80	°C/W
Θ_{JC}	Junction−to−Case Thermal Resistance (Note 7, 9)	–	19	°C/W
Θ_{JT}	Junction−to−Top Thermal Resistance (Note 7, 10)	–	33.7	°C/W

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.
4. Repetitive rating: pulse width limited by maximum junction temperature.
5. L = 30 mH, starting T_J = 25°C.
6. Meets JEDEC standards JESD 22−A114 and JESD 22−C101.
7. All items are tested with the standards JESD 51−2 and JESD 51−10.
8. Θ_{JA} free−standing, with no heat−sink, under natural convection.
9. Θ_{JC} junction−to−lead thermal characteristics under Q_{JA} test condition. T_C is measured on the source #7 pin closed to plastic interface for Θ_{JA} thermo−couple mounted on soldering.
10. Θ_{JT} junction−to−top of thermal characteristic under Q_{JA} test condition. T_t is measured on top of package. Thermo−couple is mounted in epoxy glue.

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Symbol	Parameter		Test Condition	Min	Typ	Max	Unit
SENSEFET SECTION							
BV_{DSS}	Drain–Source Breakdown Voltage		V_{CC} = 0 V, I_D = 250 μA	650	−	−	V
I_{DSS}	Zero Gate Voltage Drain Current		V_{DS} = 650 V, V_{GS} = 0 V	−	−	250	μA
$R_{DS(ON)}$	Drain–Source On–State Resistance		V_{GS} = 10 V, V_{GS} = 0 V, T_C = 25°C	−	7.3	10.0	Ω
C_{ISS}	Input Capacitance		V_{GS} = 0 V, V_{DS} = 25 V, f = 1 MHz	−	135	−	pF
C_{OSS}	Output Capacitance		V_{GS} = 0 V, V_{DS} = 25 V, f = 1 MHz	−	21	−	pF
C_{RSS}	Reverse Transfer Capacitance		V_{GS} = 0 V, V_{DS} = 25 V, f = 1 MHz	−	3.2	−	pF
$t_{d(ON)}$	Turn–On Delay		V_{DS} = 350 V, I_{DS} = 1 A	−	10	−	ns
t_r	Rise Time		V_{DS} = 350 V, I_{DS} = 1 A	−	13.4	−	ns
$t_{d(OFF)}$	Turn–Off Delay		V_{DS} = 350 V, I_{DS} = 1 A	−	14.9	−	ns
t_f	Fall Time		V_{DS} = 350 V, I_{DS} = 1 A	−	36.8	−	ns
CONTROL SECTION							
f_{OSC}	Switching Frequency		V_{DS} = 650 V, V_{GS} = 0 V	90	100	110	KHz
Δf_{OSC}	Switching Frequency Variation		V_{GS} = 10 V, V_{GS} = 0 V, T_C = 125°C	−	±5	±10	%
f_{FM}	Frequency Modulation			−	±3	−	KHz
D_{MAX}	Maximum Duty Cycle		V_{FB} = 4 V	71	77	83	%
D_{MIN}	Minimum Duty Cycle		V_{FB} = 0 V	0	0	0	%
V_{START}	UVLO Threshold Voltage			11	12	13	V
V_{STOP}			After Turn–On	7	8	9	V
I_{FB}	Feedback Source Current		V_{FB} = 0 V	320	400	480	μA
$t_{S/S}$	Internal Soft–Start Time		V_{FB} = 4 V	15	20	25	ms
BURST–MODE SECTION							
V_{BURH}	Burst–Mode Voltage		V_{CC} = 14 V, V_{FB} Sweep	0.56	0.70	0.84	V
V_{BURL}				0.37	0.50	0.63	V
$V_{BUR(HYS)}$				−	200	−	mV
PROTECTION SECTION							
I_{LIM}	Peak Current Limit		T_J = 25°C, di/dt = 300 mA/μs	0.96	1.10	1.24	A
t_{CLD}	Current Limit Delay Time (Note 11)			200	−	−	ns
V_{SD}	Shutdown Feedback Voltage		V_{CC} = 15 V	5.5	6.0	6.5	V
I_{DELAY}	Shutdown Delay Current		V_{FB} = 5 V	3.5	5.0	6.5	μA
V_{OVP}	Over–Voltage Protection Threshold		V_{FB} = 2 V	22.5	24.0	25.5	V
t_{OSP}	Output Short Protection (Note 11)	Threshold Time	T_J = 25°C OSP Triggered when ton < t_{OSP}, V_{FB} > V_{OSP} and Lasts Longer than t_{OSP_FB}	−	1.00	1.35	μs
V_{OSP}		Threshold Feedback Voltage		1.44	1.60	−	V
t_{OSP_FB}		Feedback Blanking Time		2.0	2.5	−	μs
V_{AOCP}	AOCP Voltage (Note 11)		T_J = 25°C	0.85	1.00	1.15	V
TSD	Thermal Shutdown (Note 11)	Shutdown Temperature		125	137	150	°C
HYS_{TSD}		Hysteresis		−	60	−	°C

FSL116HR

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted) (continued)

Symbol	Parameter	Test Condition	Min	Typ	Max	Unit
PROTECTION SECTION						
t_{LEB}	Leading−Edge Blanking Time (Note 11)		300	–	–	ns
TOTAL DEVICE SECTION						
I_{OP1}	Operating Supply Current (Note 11) (While Switching)	V_{CC} = 14 V, V_{FB} > V_{BURH}	–	2.5	3.5	mA
I_{OP2}	Operating Supply Current, (Control Part Only)	V_{CC} = 14 V, V_{FB} < V_{BURL}	–	1.8	2.5	mA
I_{CH}	Startup Charging Current	V_{CC} = 0 V	0.9	1.1	1.5	mA
V_{STR}	Minimum V_{STR} Supply Voltage	V_{CC} = V_{FB} = 0 V, V_{STR} Increase	35	–	–	V

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.
11. Guaranteed by design, not 100% tested in production.

TYPICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Figure 4. Operating Frequency vs. Temperature


Figure 5. Maximum Duty Cycle vs. Temperature

Figure 6. Operating Supply Current vs. Temperature


Figure 7. Start Threshold Voltage vs. Temperature

TYPICAL CHARACTERISTICS (T$_A$ = 25°C unless otherwise noted) (continued)

Stop Theshold Voltage (V$_{STOP}$)

Figure 8. Stop Threshold Voltage vs. Temperature

Feedback Source Current (I$_{FB}$)

Figure 9. Feedback Source Current vs. Temperature

Startup Charging Current (I$_{CH}$)

Figure 10. Startup Charging Current vs. Temperature

Peak Current Limit (I$_{LIM}$)

Figure 11. Peak Current Limit vs. Temperature

Burst Operating Supply Current (Iop1)

Figure 12. Burst Operating Supply Current vs. Temperature

Over−Voltage Protection (V$_{OVP}$)

Figure 13. Over−Voltage Protection vs. Temperature

FUNCTIONAL DESCRIPTION

Startup

At startup, an internal high−voltage current source supplies the internal bias and charges the external capacitor (C_A) connected with the V_{CC} pin, as illustrated in Figure 14. When V_{CC} reaches the start voltage of 12 V, the power switch begins switching and the internal high− voltage current source is disabled. The power switch continues normal switching operation and the power is provided from the auxiliary transformer winding unless V_{CC} goes below the stop voltage of 8 V.

Figure 14. Startup Circuit

Oscillator Block

The oscillator frequency is set internally and the power switch has a random frequency fluctuation function. Fluctuation of the switching frequency of a switched power supply can reduce EMI by spreading the energy over a wider frequency range than the bandwidth measured by the EMI test equipment. The amount of EMI reduction is directly related to the range of the frequency variation. The range of frequency variation is fixed internally; however, its selection is randomly chosen by the combination of external feedback voltage and internal free−running oscillator. This randomly chosen switching frequency effectively spreads the EMI noise nearby switching frequency and allows the use of a cost− effective inductor instead of an AC input line filter to satisfy the world−wide EMI requirements.

Figure 15. Frequency Fluctuation Waveform

Feedback Control

FSL116HR employs Current−Mode control, as shown in Figure 16. An opto−coupler (such as the FOD817A) and shunt regulator (such as the KA431) are typically used to implement the feedback network. Comparing the feedback voltage with the voltage across the R_{SENSE} resistor makes it possible to control the switching duty cycle. When the shunt regulator reference pin voltage exceeds the internal reference voltage of 2.5 V, the opto−coupler LED current increases, the feedback voltage V_{FB} is pulled down, and the duty cycle is reduced. This typically occurs when the input voltage is increased or the output load is decreased.


Figure 16. Pulse−Width−Modulation Circuit

Leading−Edge Blanking (LEB)

At the instant the internal SENSEFET is turned on, the primary−side capacitance and secondary−side rectifier diode reverse recovery typically cause a high−current spike through the SENSEFET. Excessive voltage across the R_{SENSE} resistor leads to incorrect feedback operation in the Current−Mode PWM control. To counter this effect, the power switch employs a leading−edge blanking (LEB) circuit (*see the Figure 16*). This circuit inhibits the PWM comparator for a short time (t_{LEB}) after the SENSEFET is turned on.

Protection Circuits

The power switch has protective functions such as overload protection (OLP), over−voltage protection (OVP), output− short protection (OSP), under−voltage lockout (UVLO), abnormal over−current protection (AOCP), and thermal shutdown (TSD). Because these various protection circuits are fully integrated in the IC without external components, reliability is improved without increasing cost. If a fault condition occurs, switching is terminated and the SENSEFET remains off. This causes V_{CC} to fall. When V_{CC} reaches the UVLO stop voltage, V_{STOP} (8 V), the protection is reset and the internal high−voltage current source charges the V_{CC} capacitor via the V_{STR} pin. When V_{CC} reaches the UVLO start voltage, V_{START} (12 V), the power switch resumes normal operation. In this manner, the auto−restart can alternately enable and disable the switching of the power SENSEFET until the fault condition is eliminated.

Figure 17. Auto−Restart Protection Waveforms

Overload Protection (OLP)

Overload is defined as the load current exceeding a pre−set level due to an unexpected event. In this situation, the protection circuit should be activated to protect the SMPS. However, even when the SMPS is operating normally, the overload protection (OLP) circuit can be activated during the load transition or startup. To avoid this undesired operation, the OLP circuit is designed to be activated after a specified time to determine whether it is a transient situation or a true overload situation.

In conjunction with the I_{PK} current limit pin (if used), the current−mode feedback path limits the current in the SENSEFET when the maximum PWM duty cycle is attained. If the output consumes more than this maximum power, the output voltage (V_O) decreases below its rating voltage. This reduces the current through the opto−coupler LED, which also reduces the opto−coupler transistor current, increasing the feedback voltage (V_{FB}). If V_{FB} exceeds 2.4 V, the feedback input diode is blocked and the 5 μA current source (I_{DELAY}) starts to charge C_{FB} slowly up to V_{CC}. In this condition, V_{FB} increases until it reaches 6 V, when the switching operation is terminated, as shown in Figure 18. The shutdown delay is the time required to charge C_{FB} from 2.4 V to 6 V with 5 μA current source.

Figure 18. Overload Protection (OLP)

Abnormal Over−Current Protection (AOCP)

When the secondary rectifier diodes or the transformer pin are shorted, a steep current with extremely high di/dt can flow through the SENSEFET during the LEB time. Even though the power switch has overload protection, it is not enough to protect the power switch in that abnormal case, since severe current stress is imposed on the SENSEFET until OLP triggers. The power switch includes the internal Abnormal Over−Current Protection (AOCP) circuit shown in Figure . When the gate turn−on signal is applied to the power SENSEFET, the AOCP block is enabled and monitors the current through the sensing resistor. The voltage across the resistor is compared with a preset AOCP level. If the sensing resistor voltage is greater than the AOCP level, the set signal is applied to the latch, resulting in the shutdown of the SMPS.

Figure 19. Abnormal Over−Current Protection

Thermal Shutdown (TSD)

The SENSEFET and the control IC are integrated, making it easier to detect the temperature of the SENSEFET. When the temperature exceeds approximately 137°C, thermal shutdown is activated.

Over−Voltage Protection (OVP)

In the event of a malfunction in the secondary−side feedback circuit or an open feedback loop caused by a soldering defect, the current through the opto−coupler transistor becomes almost zero. Then, V_{FB} climbs up in a similar manner to the overload situation, forcing the preset maximum current to be supplied to the SMPS until the overload protection is activated. Because excess energy is provided to the output, the output voltage may exceed the rated voltage before the overload protection is activated, resulting in the breakdown of the devices in the secondary side. To prevent this situation, an Over−Voltage Protection (OVP) circuit is employed. In general, V_{CC} is proportional to the output voltage and the power switch uses V_{CC} instead of directly monitoring the output voltage. If V_{CC} exceeds 24 V, OVP circuit is activated, resulting in termination of the switching operation. To avoid undesired activation of OVP during normal operation, V_{CC} should be designed to be below 24 V.

Output−Short Protection (OSP)

If the output is shorted, steep current with extremely high di/dt can flow through the SENSEFET during the LEB time. Such a steep current brings high−voltage stress on the drain of SENSEFET when turned off. To protect the device from such an abnormal condition, OSP detects V_{FB} and SENSEFET turn−on time. When the V_{FB} is higher than 1.6 V and the SENSEFET turn−on time is lower than 1.0 μs, the FPS recognizes this condition as an abnormal error and shuts down PWM switching until V_{CC} reaches V_{START} again. An abnormal condition output is shown in Figure 20.

**Figure 20. Output Short Waveforms (OSP)**

SOFT−START

The FPS has an internal soft−start circuit that slowly increases the feedback voltage, together with the SENSEFET current, after it starts. The typical soft−start time is 20 ms, as shown in Figure 21, where progressive increments of the SENSEFET current are allowed during the startup phase. The pulse width to the power switching device is progressively increased to establish the correct working conditions for transformers, inductors, and capacitors. The voltage on the output capacitors is progressively increased with the intention of smoothly establishing the required output voltage. Soft−start helps to prevent transformer saturation and reduces the stress on the secondary diode.

Figure 21. Internal Soft−Start

Burst Mode Operation

To minimize power dissipation in Standby Mode, the FPS enters Burst Mode. As the load decreases, the feedback voltage decreases. As shown in Figure 22, the device automatically enters Burst Mode when the feedback voltage drops below V_{BURH}. Switching continues, but the current limit is fixed internally to minimize flux density in the transformer. The fixed current limit is larger than that defined by $V_{FB} = V_{BURH}$ and, therefore, V_{FB} is driven down further. Switching continues until the feedback voltage drops below V_{BURL}. At this point, switching stops and the output voltages start to drop at a rate dependent on the standby current load. This causes the feedback voltage to rise. Once it passes V_{BURH}, switching resumes. The feedback voltage then falls and the process repeats. Burst Mode alternately enables and disables switching of the SENSEFET and reduces switching loss in Standby Mode.

Figure 22. Burst−Mode Operation

Adjusting Peak Current Limit

As shown in Figure 23, a combined 6 kΩ internal resistance is connected to the non−inverting lead on the PWM comparator. An external resistance of Rx on the current limit pin forms a parallel resistance with the 6 kΩ when the internal diodes are biased by the main current source of 400 μA. For example, FSL116HR has a typical SENSEFET peak current limit (I_{LIM}) of 1.1 A. I_{LIM} can be adjusted to 0.8 A by inserting Rx between the I_{PK} pin and the ground. The value of the Rx can be estimated by the following equations:

$$1.1 \text{ A} : 0.8 \text{ A} = 6 \text{ k}\Omega : X \text{ k}\Omega \qquad \text{(eq. 1)}$$

$$X = Rx \parallel 6 \text{ k}\Omega \qquad \text{(eq. 2)}$$

where X is the resistance of the parallel network.

Figure 23. Peak Current Limit Adjustment

PDIP8 9.42x6.38, 2.54P
CASE 646CM
ISSUE O

DATE 31 JUL 2016

9.83
9.00

8   5

6.670
6.096

1   4

TOP VIEW

(0.56)

1.65
1.27

5.08 MAX

3.683
3.200

0.33 MIN

3.60
3.00

2.54

0.560
0.355

7.62

FRONT VIEW

8.255
7.610

7.62

0.356
0.200

15°
0°

9.957
7.870

SIDE VIEW

NOTES:
   A. CONFORMS TO JEDEC MS–001, VARIATION BA
   B. ALL DIMENSIONS ARE IN MILLIMETERS
   C. DIMENSIONS ARE EXCLUSIVE OF BURRS,
      MOLD FLASH, AND TIE BAR EXTRUSIONS
   D. DIMENSIONS AND TOLERANCES PER ASME
      Y14.5M–2009

DOCUMENT NUMBER:	98AON13468G		
DESCRIPTION:	PDIP8 9.42X6.38, 2.54P		PAGE 1 OF 1