Green Mode Power Switch for Valley Switching Converter - Low EMI and High Efficiency

FSQ0365, FSQ0265, FSQ0165, FSQ321

Description

A Valley Switching Converter generally shows lower EMI and higher power conversion efficiency than a conventional hard−switched converter with a fixed switching frequency. The FSQ−series is an integrated Pulse−Width Modulation (PWM) controller and $SENSEFET^{\circledR}$ specifically designed for valley switching operation with minimal external components. The PWM controller includes an integrated fixed−frequency oscillator, under−voltage lockout, Leading−Edge Blanking (LEB), optimized gate driver, internal soft−start, temperature−compensated precise current sources for loop compensation, and self−protection circuitry.

Compared with discrete MOSFET and PWM controller solutions, the FSQ−series reduces total cost, component count, size and weight; while simultaneously increasing efficiency, productivity, and system reliability. This device provides a basic platform for cost−effective designs of valley switching fly−back converters.

Features

- Optimized for Valley Switching Converter (VSC)
- Low EMI through Variable Frequency Control and Inherent Frequency Modulation
- High Efficiency through Minimum Voltage Switching
- Narrow Frequency Variation Range Over Wide Load and Input Voltage Variation
- Advanced Burst−Mode Operation for Low Standby Power Consumption
- Pulse−by−Pulse Current Limit
- Protection Functions: Overload Protection (OLP), Over−Voltage Protection (OVP), Abnormal Over−Current Protection (AOCP), Internal Thermal Shutdown (TSD)
- Under−Voltage Lockout (UVLO) with Hysteresis
- Internal Startup Circuit
- Internal High−Voltage SENSEFET: 650 V
- Built−in Soft−Start: 15 ms

Related Application Notes

- [http://www.onsemi.com/pub/Collateral/AN−4137.pdf.pdf](http://www.onsemi.com/pub/Collateral/AN-4137.pdf.pdf)
- [http://www.onsemi.com/pub/Collateral/AN−4141.pdf.pdf](http://www.onsemi.com/pub/Collateral/AN-4141.pdf.pdf)
- [http://www.onsemi.com/pub/Collateral/AN−4150.pdf.pdf](http://www.onsemi.com/pub/Collateral/AN-4150.pdf.pdf)
- [https://www.onsemi.com/pub/Collateral/AN−4134.PDF](https://www.onsemi.com/pub/Collateral/AN-4134.PDF)

www.onsemi.com

FSQxxxx = Specific Device Code Data

ORDERING INFORMATION

See detailed ordering and shipping information on page 2 of this data sheet.

Applications

- Power Supplies for DVD Player, DVD Recorder, Set−Top Box
- Adapter
- Auxiliary Power Supply for PC, LCD TV, and PDP TV

Table 1. ORDERING INFORMATION

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

1. The junction temperature can limit the maximum output power.

2. 230 V_{AC} or 100/115 V_{AC} with voltage doubler. The maximum power with CCM operation.
3. Typical continuous power in a non–ventilated, enclosed adapter measured at 50°C ambient temperature.

4. Maximum practical continuous power in an open−frame design at 50°C ambient temperature.

Figure 1. Typical Flyback Application

Figure 2. Internal Block Diagram

Pin Assignments

Figure 3. Pin Configuration (Top View)

Table 2. PIN DEFINITIONS

Table 3. ABSOLUTE MAXIMUM RATINGS (T_A = 25°C unless otherwise specified)

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

5. Repetitive rating: pulse width limited by maximum junction temperature.

6. L = 51 mH, starting $T_J = 25^{\circ}$ C.

Table 4. THERMAL IMPEDANCE

7. All items are tested with the standards JESD 51−2 and 51−10 (DIP)

8. Free−standing with no heat−sink, under natural convection

9. Infinite cooling condition − refer to the SEMI G30−88

10.Measured on the package top surface.

Table 5. ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise specified)

Burst−Mode Section

Table 5. ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise specified) (continued)

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

11. Pulse test: Pulse–Width = 300 μ s, duty = 2%

12.Propagation delay in the control IC.

13.Though guaranteed, it is not 100% tested in production.

14.Includes gate turn−on time.

TYPICAL PERFORMANCE CHARACTERISTICS

(Characteristics graphs are normalized at $T_A = 25^{\circ}C$)

Figure 4. Operating Supply Current (I_{OP}) vs. T_A Figure 5. UVLO Start Threshold Voltage (V_{START}) **vs.** T_A

Figure 7. Startup Charging Current (I_{CH}) vs. T_A

Figure 8. Initial Switching Frequency (f_S) vs. T_A Figure 9. Maximum On Time (t_{ON.MAX}) vs. T_A

Figure 6. UVLO Stop Threshold Voltage (V_{STOP}) **vs.** T_A

TYPICAL PERFORMANCE CHARACTERISTICS (continued)

(Characteristics graphs are normalized at $T_A = 25^{\circ}C$)

Figure 10. Blanking Time (t_B) vs. T_A Figure 11. Feedback Source Current (I_{FB}) vs. T_A

(Vburh) vs. TA

Figure 15. Peak Current Limit (I_{LIM}) vs. T_A

Figure 12. Shutdown Delay Current (I_{DELAY}) vs. T_A Figure 13. Burst Mode High Threshold Voltage

Figure 14. Burst Mode Low Threshold Voltage (V_{burl}) vs. T_A

TYPICAL PERFORMANCE CHARACTERISTICS (continued)

(Characteristics graphs are normalized at $T_A = 25^{\circ}C$)

Figure 16. Sync High Threshold (V_{SH}) vs. T_A Figure 17. Sync Low Threshold (V_{SL}) vs. T_A

Figure 19. Over-Voltage Protection (V_{OP}) vs. T_A

Figure 18. Shutdown Feedback Voltage (V_{SD}) **vs.** T_A

FUNCTIONAL DESCRIPTION

Startup

At startup, an internal high−voltage current source supplies the internal bias and charges the external capacitor (C_a) connected to the V_{CC} pin, as illustrated in Figure 20. When V_{CC} reaches 12 V, the power switch begins switching and the internal high−voltage current source is disabled. The power switch continues its normal switching operation and the power is supplied from the auxiliary transformer winding unless V_{CC} goes below the stop voltage of 8 V.

Figure 20. Startup Circuit

Feedback Control

Power Switch employs Current Mode control, as shown in Figure 21. An opto−coupler (such as FOD817A) and shunt regulator (such as KA431) are often used to implement the feedback network. Comparing the feedback voltage with the voltage across the RSENSE resistor makes it possible to control the switching duty cycle. When the reference pin voltage of the shunt regulator exceeds the internal reference voltage of 2.5 V, the opto−coupler LED current increases, pulling down the feedback voltage and reducing the duty cycle. This event typically occurs when input voltage is increased or output load is decreased.

Pulse−by−Pulse Current Limit

Because Current Mode control is employed, the peak current through the SENSEFET is limited by the inverting input of PWM comparator (V_{FB}^*), as shown in Figure 21. Assuming that the 0.9mA current source flows only through the internal resistor $(3R + R = 2.8 \text{ k}\Omega)$, the cathode voltage of diode D2 is about 2.5 V. Since D1 is blocked when the feedback voltage (V_{FB}) exceeds 2.5V, the maximum voltage of the cathode of D2 is clamped at this voltage, clamping V_{FB}^* . Therefore, the peak value of the current through the SENSEFET is limited.

Leading−Edge Blanking (LEB)

At the instant the internal SENSEFET is turned on, a high−current spike usually occurs through the SENSEFET, caused by primary−side capacitance and secondary−side rectifier reverse recovery. Excessive voltage across the R_{sense} resistor would lead to incorrect feedback operation in the Current Mode PWM control. To counter this effect, the power switch employs a leading−edge blanking (LEB) circuit. This circuit inhibits the PWM comparator for a short time (t_{LEB}) after the SENSEFET is turned on.

Figure 21. Pulse−Width−Modulation Circuit

Synchronization

The FSQ−series employs a valley switching technique to minimize the switching noise and loss. The basic waveforms of the valley switching converter are shown in Figure 22. To minimize the MOSFET's switching loss, the MOSFET should be turned on when the drain voltage reaches its minimum value, as shown in Figure 22. The minimum drain voltage is indirectly detected by monitoring the V_{CC} winding voltage, as shown in Figure 22.

Figure 22. Valley Resonant Switching Waveforms

Protection Circuits

The FSQ−series has several self−protective functions, such as Overload Protection (OLP), Abnormal Over−Current protection (AOCP), Over−Voltage Protection (OVP), and Thermal Shutdown (TSD). All the protections

are implemented as Auto−Restart Mode. Once the fault condition is detected, switching is terminated and the SENSEFET remains off. This causes V_{CC} to fall. When V_{CC} falls down to the Under−Voltage Lockout (UVLO) stop voltage of 8 V, the protection is reset and the startup circuit charges the V_{CC} capacitor. When the V_{CC} reaches the start voltage of 12 V, the FSQ−series resumes normal operation. If the fault condition is not removed, the SENSEFET remains off and V_{CC} drops to stop voltage again. In this manner, the auto−restart can alternately enable and disable the switching of the power SENSEFET until the fault condition is eliminated. Because these protection circuits are fully integrated into the IC without external components, the reliability is improved without increasing cost.

Figure 23. Auto−Restart Protection Waveforms

Overload Protection (OLP)

Overload is defined as the load current exceeding its normal level due to an unexpected abnormal event. In this situation, the protection circuit should trigger to protect the SMPS. However, even when the SMPS is in the normal operation, the overload protection circuit can be triggered during load transition. To avoid this undesired operation, the overload protection circuit is designed to trigger only after a specified time to determine whether it is a transient situation or a true overload situation. Because of the pulse−by−pulse current limit capability, the maximum peak current through the SENSEFET is limited, and therefore the maximum input power is restricted with a given input voltage. If the output consumes more than this maximum power, the output voltage (V_O) decreases below the set voltage. This reduces the current through the opto−coupler LED, which also reduces the opto−coupler transistor current, thus increasing the feedback voltage (V_{FB}). If V_{FB} exceeds 2.8 V, D1 is blocked and the $5 \mu A$ current source starts to charge CB slowly up to V_{CC} . In this condition, V_{FB} continues increasing until it reaches 6 V, when the switching operation is terminated, as shown in Figure 24. The delay for shutdown is the time required to charge CB from 2.8 V to 6 V with 5 μ A. A 20 ~ 50 ms delay is typical for most applications.

Abnormal Over−Current Protection (AOCP)

When the secondary rectifier diodes or the transformer pins are shorted, a steep current with extremely high−di/dt can flow through the SENSEFET during the LEB time. Even though the FSQ−series has Overload Protection (OLP), it is not enough to protect the FSQ−series in that abnormal case, since severe current stress is imposed on the SENSEFET until OLP triggers. The FSQ−series has an internal Abnormal Over−Current Protection (AOCP) circuit as shown in Figure 25. When the gate turn−on signal is applied to the power SENSEFET, the AOCP block is enabled and monitors the current through the sensing resistor. The voltage across the resistor is compared with a preset AOCP level. If the sensing resistor voltage is greater than the AOCP level, the set signal is applied to the latch, resulting in the shutdown of the SMPS.

Figure 25. Abnormal Over−Current Protection

Over−Voltage Protection (OVP)

If the secondary−side feedback circuit malfunctions or a solder defect causes an opening in the feedback path, the current through the opto−coupler transistor becomes almost zero. Then V_{FB} climbs up in a similar manner to the overload situation, forcing the preset maximum current to be supplied to the SMPS until the overload protection triggers. Because more energy than required is provided to the output, the output voltage may exceed the rated voltage before the

overload protection triggers, resulting in the breakdown of the devices in the secondary side. To prevent this situation, an OVP circuit is employed. In general, the peak voltage of the sync signal is proportional to the output voltage and the FSQ−series uses a sync signal instead of directly monitoring the output voltage. If the sync signal exceeds 6 V, an OVP is triggered, shutting down the SMPS. To avoid undesired triggering of OVP during normal operation, the peak voltage of the sync signal should be designed below 6 V.

Thermal Shutdown (TSD)

The SENSEFET and the control IC are built in one package. This makes it easy for the control IC to detect the abnormal over temperature of the SENSEFET. If the temperature exceeds ~150°C, the thermal shutdown triggers.

Soft−Start

An internal soft−start circuit increases PWM comparator inverting input voltage with the SENSEFET current slowly after it starts up. The typical soft−start time is 15 ms. The pulsewidth to the power switching device is progressively increased to establish the correct working conditions for transformers, inductors, and capacitors. The voltage on the output capacitors is progressively increased with the intention of smoothly establishing the required output voltage. This helps prevent transformer saturation and reduces stress on the secondary diode during startup.

Burst Operation

To minimize power dissipation in Standby Mode, the power switch enters Burst−Mode operation. As the load decreases, the feedback voltage decreases. As shown in Figure 26, the device automatically enters Burst Mode when the feedback voltage drops below V_{BURL} (350 mV). At this point, switching stops and the output voltages start to drop at a rate dependent on standby current load. This causes the feedback voltage to rise. Once it passes V_{BURH} (550 mV), switching resumes. The feedback voltage then falls and the process repeats. Burst Mode alternately enables and disables switching of the power SENSEFET, reducing switching loss in Standby Mode.

Figure 26. Waveforms of Burst Operation

Switching Frequency Limit

To minimize switching loss and Electromagnetic Interference (EMI), the MOSFET turns on when the drain voltage reaches its minimum value in valley switching operation. However, this causes switching frequency to increases at light load conditions. As the load decreases, the peak drain current diminishes and the switching frequency increases. This results in severe switching losses at light−load condition, as well as intermittent switching and audible noise. Because of these problems, the valley switching converter topology has limitations in a wide range of applications.

To overcome this problem, FSQ−series employs a frequency−limit function, as shown in Figure [27](#page-13-0) and Figure [28](#page-13-0). Once the SENSEFET is turned on, the next turn–on is prohibited during the blanking time (t_B) . After the blanking time, the controller finds the valley within the detection time window (t_W) and turns on the MOSFET, as shown in Figure [27](#page-13-0) and Figure [28](#page-13-0) (cases A, B, and C). If no valley is found during t_W , the internal SENSEFET is forced to turn on at the end of t_W (case D). Therefore, FSQ devices have a minimum switching frequency of 55kHz and a maximum switching frequency of 67kHz, as shown in Figure [28](#page-13-0).

Figure 27. Valley Switching with Limited Frequency

Figure 28. Switching Frequency Range

Typical Application Circuit of FSQ0365RN

Features

- High efficiency ($> 77\%$ at universal input)
- Low standby mode power consumption (< 1 W at 230 V_{AC} input and 0.5 W load)
- Reduce EMI noise through Valley Switching operation
- Enhanced system reliability through various protection functions
- Internal soft−start: 15 ms

Key Design Notes

- The delay time for overload protection is designed to be about 30 ms with C107 of 47nF. If faster/slower triggering of OLP is required, C107 can be changed to a smaller/larger value (eg. 100 nF for 60 ms).
- The input voltage of V_{sync} must be higher than -0.3 V. By proper voltage sharing by R106 & R107 resistors, the input voltage can be adjusted.
- The SMD−type 100 nF capacitor must be placed as close as possible to V_{CC} pin to avoid malfunction by abrupt pulsating noises and to improved surge immunity.

Figure 29. Demo Circuit of FSQ0365RN

Transformer

Figure 30. Transformer Schematic Diagram of FSQ0365RN

Table 6. WINDING SPECIFICATION

Table 7. TRANSFORMER ELECTRICAL CHARACTERISTICS

Core & Bobbin

Core: EER2828 (Ae = 86.66 mm²) Bobbin: EER2828

Table 8. EVALUATION BOARD PART LIST

SENSEFET is a registered trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.

XXXX = Specific Device Code

- $A = A$ ssembly Location
WL = Wafer Lot
- $=$ Wafer Lot
- $YY = Year$
- WW = Work Week
- G = Pb−Free Package

*This information is generic. Please refer to device data sheet for actual part marking. device data sneet for actual part markli
Pb−Free indicator, "G" or microdot " ■", may or may not be present.

© Semiconductor Components Industries, LLC, 2019 www.onsemi.com

DOCUMENT NUMBER: 98AON13756G

PAGE 2 OF 2

**ON Semiconductor and the are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice
to any products herein. SCILLC makes no warranty, r**