ON Semiconductor

Is Now

Onsemi

To learn more about onsemi[™], please visit our website at <u>www.onsemi.com</u>

onsemi and ONSEMI. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product factures, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and asfety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or by customer's technical experts. onsemi products and actal performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiari



Is Now Part of



ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at <u>www.onsemi.com</u>

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (_), the underscore (_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild_questions@onsemi.com.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized applications, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an equif prese



Features

- Operates as a 4-bit GTL-/GTL/GTL+ Sampling receiver or as a LVTTL to GTL-/GTL/GTL+ Driver
- 3.0 V to 3.6 V Operation with 5 V Tolerant LVTTL Input
- GTL Input and Output 3.6 V Tolerant
- Vref Adjustable from 0.5 V to VCC/2
- Partial Power-down Permitted
- Under-Voltage Lockout (UVLO)
- ESD Protection exceeds 2000 V HBM per JESD22-A114 and 1000 V CDM per JESD22-CC101
- Latch-up Protection Exceeds 500 mA per JESD78
- Package Offered: TSSOP14
- –40°C to 85°C Operating Temperature Range

Applications

- Server
- Base Station
- Wire-line Communication


Description

The FXGL2014 is a 4-channel translator to interface between 3.3-V LVTTL chip set I/O and Xeon processor GTL–/GTL/GTL+ I/O.

The FXGL2014 integrates ESD protection cells on all terminals and is available in a TSSOP package (5.0 mm \times 4.4 mm). The device is characterized over free air temperature range of -40°C to 85°C.

<u> </u>	
Ordering	Information
oracing	mormation

Part Number	Operating Temperature Range	Package	Packing Method
FXGL2014MTCX	-40 to +85°C	5.0 mm × 4.4 mm, 0.65 mm Pitch, 14 Lead TSSOP Package	Tape & Reel



Functional Description

INPUT	INPUT/OUTPUT					
DIR	A (LVTTL)	B (GTL)				
High Voltage	Input	Bn = An				
Low Voltage	An = Bn	Input				

FXGL2014 — 4-Channel LVTTL to GTL Transceiver

Pin Configuration




Figure 1. Pin Assignment (Top Through View)

Pin Descriptions

Pin Name	Pin #	Description
A0	13	
A1	12	LVTTL Data Input / Output
A2	10	
A3	9	
B0	2	
B1	3	GTL Data Input / Output
B2	5	
B3	6	
DIR	1	Direction Control Input (LVTTL)
	7	
GND	8	Ground
	11	
VCC	14	Supply Voltage
VREF	4	GTL Reference Voltage

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter		Min.	Max.	Unit
V _{cc}	Supply Voltage		-0.5	4.6	V
I _{IK}	Input Clamping Current, VI<0 V			-50	mA
V_{DIR}	Input Control Voltages DIR		-0.5	6	V
ν.		A Port	-0.5	6.5	N
Vı	Input Voltage B Port		-0.5	4.6	V
Ι _{cκ}	Control Input Clamp Current, V _O < 0 V			-50	mA
V	Quitaut Valtage in Off State	A Port	-0.5	6.5	v
Vo	Output Voltage in Off-State B P		-0.5	4.6	v
	Querry tinte and autouting the Law Otate	A Port		40	
I _{OL}	Current into any output in the Low State	B Port		80	mA
I _{OH}	Current into any output in the High State			-40	mA
T _{stg}	Storage Temperature Range		-55	150	°C
N/	Human Body Model (HBM), JEDEC: JESD22-A114 All Pins		2		
V_{ESD}	Charged Device Model, JEDEC: JESD22-C101	All Pins	1		kV

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance. ON does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parame	eter	Min.	Тур.	Max.	Unit
V _{cc}	Supply Voltage		3.0	3.3	3.6	V
		GTL-	0.85	0.90	0.95	
V_{TT}	Termination Voltage	GTL	1.14	1.20	1.26	V
		GTL+	1.35	1.50	1.65	
		Overall	0.5	2/3V _{TT}	V _{CC} /2	
N/	Deference Vieltere	GTL-	0.50	0.60	0.63	v
V_{REF}	Reference Voltage	GTL	0.76	0.80	0.84	v
		GTL+	0.87	1.00	1.10	
N/		A Port	0	3.3	5.5 ⁽³⁾	v
Vı	Input Voltage	B Port	0	V _{TT}	3.6	V
V	High lovel loout Veltage	A Port and DIR	2			v
VIH	High-level Input Voltage	B Port	V _{REF} + 50 mV			V
N/		A Port and DIR			0.8	v
V _{IL}	Low-level Input Voltage	B Port			$V_{REF} - 50 \text{ mV}$	v
1	Low lovel Output Current	A Port			20	mA
I _{OL}	Low-level Output Current	B Port			50	mA
I _{OH}	High-level Output current	A Port			-20	mA

Notes:

1. Over operating free-air temperature range (unless otherwise noted).

2. All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation.

3. The V_I (max) of LVTTL port is 3.6 V if configured as output (DIR=L).

Thermal Information

	Thermal Metric				
R _{0JA}	Junction-to-Ambient Thermal Resistance	116	°C/W		
R _{0JC(top)}	Junction-to-Case (top) Thermal Resistance	17	C/VV		

DC Electrical Characteristics

Specified at $T_A = -40^{\circ}C$ to $85^{\circ}C$ (unless otherwise noted).

	Demonster	Oanditiana	-40°C				
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit	
		V_{CC} = 3 to 3.6 V, I_{OH} = -100 μ A	$V_{CC} - 0.2$			N	
V _{OH}	A Port	V _{CC} = 3 V, I _{OH} = -16 mA	2.0			V	
	A Port	$V_{CC} = 3 \text{ V}, I_{OL} = 8 \text{ mA}$		0.28	0.40		
N/	A Port	V _{CC} = 3 V, I _{OL} = 12 mA		0.42	0.60	V	
V _{OL}	A Port	V _{CC} = 3 V, I _{OL} = 16 mA		0.55	0.80	V	
	B Port	$V_{CC} = 3 \text{ V}, I_{OL} = 40 \text{ mA}$		0.23	0.40		
		$V_{CC} = 3.6 \text{ V}, V_{I} = V_{CC}$			±1		
	A Port	$V_{CC} = 3.6 \text{ V}, \text{ V}_{I} = 0 \text{ V}$			±1	μA	
I ₁		$V_{CC} = 3.6 \text{ V}, \text{ V}_{I} = 5.5 \text{ V}$			5		
	B Port	$V_{CC} = 3.6 \text{ V}, \text{ V}_{I} = V_{TT} \text{ or GND}$			±1	μA	
	Control Pin	$V_{CC} = 3.6 \text{ V}, \text{ V}_{I} = V_{CC} \text{ or } 0 \text{ V}$			±1	μA	
	OFF-State Output Current on A Port	$V_{CC} = 0 V$, $V_{IO} = 0$ to 3.6 V			±10		
I _{off}	OFF-State Output Current on A Port	V_{CC} = 0 V, V_{IO} = 3.6 to 5.5 V			±100	μA	
	OFF-State Output Current on B Port	$V_{CC} = 0 \text{ V}, V_{IO} = 0 \text{ to } 3.6 \text{ V}$			±10		
	A Port	$\label{eq:Vcc} \begin{array}{l} V_{CC}=3.6 \ V, \ V_{I}=V_{CC} \ or \ GND, \\ I_{O}=0 \end{array}$		3	10	mA	
I _{CC}	B Port	$\label{eq:Vcc} \begin{array}{l} V_{CC} = 3.6 \ V, \ V_I = V_{TT} \ or \ GND, \\ I_O = 0 \end{array}$		3	10	mA	
ΔI_{CC}	A Port or Control Input	$V_{CC} = 3.6 \text{ V}, \text{ V}_{I} = V_{CC} - 0.6 \text{ V}$			500	μA	
Vuvlo ⁽⁴⁾	Under-Voltage Lockout Threshold	$V_{CC} = 0$ to 3 V	1.5			V	
$C_{l}^{(4)}$	Input Capacitance of Control Pin	$V_{CC} = 3 \text{ to } 3.6 \text{ V}, \text{ V}_{I} = 3.0 \text{ V or } 0 \text{ V}$		2.0		pF	
C ₁₀ ⁽⁴⁾	A Port	V_{CC} = 3 to 3.6 V, V_O = 3.0 V or 0 V		4.0		F	
			1	1		pF	

Note:

4. Guaranteed by characterization and / or design. Not production tested.


AC Electrical Characteristics


Over-operating range	, T _A =	-40°C to 85°C,	V_{CC} = 3.0 to 3.6	V, $GND = 0$ V for GTL .
----------------------	--------------------	----------------	-----------------------	----------------------------


				GTL-	-		GTL			GTL+		
			$V_{\rm cc} = 3.3 \ {\rm V} \pm 0.3 \ {\rm V}$		± 0.3 V	V _{CC} = 3.3 V ± 0.3 V		V _{cc} = 3.3 V ± 0.3 V				
Symbol	Paramet	er	V	REF = 0.	.6 V	VR	_{EF} = 0.	8 V	v	_{REF} = 1	V	Unit
			V	тт = 0.	9 V	V	тт = 1.2	2 V	V	гт = 1.5	5 V	
			Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	
t _{PLH}	Low to High Propagation Delay ⁽⁵⁾			2.8	5.0		2.8	5.0		2.8	5.0	
t _{PHL}	High to Low Propagation Delay ⁽⁵⁾	An to Bn		3.3	7.0		3.4	7.0		3.4	7.0	ns
t _{PLH}	Low to High Propagation Delay ⁽⁵⁾	Do to Ar		5.3	8.0		5.2	8.0		5.1	8.0	
t _{PHL}	High to Low Propagation Delay ⁽⁵⁾	Bn to An		5.2	8.0		4.9	7.0		4.7	7.0	ns

Note:

5. Guaranteed by characterization and / or design. Not production tested.







Application Information

Application Overview

The FXGL2014 is a 4-channel translating transceiver designed for 3.3-V LVTTL system interface with a GTL–/GTL/GTL+ bus, where GTL–/GTL/GTL+ refers to the reference voltage of the GTL bus and the input/output voltage thresholds associated with it.

The direction pin allows the part to function as either a GTL-to-LVTTL sampling receiver or as a LVTTL-to-GTL interface.

The FXGL2014 performs translation in two directions. One direction is GTL–/GTL/GTL+ to LVTTL when DIR is tied to GND. With appropriate V_{REF} set up, the GTL input can be compliant with GTL–/GTL/GTL+. Another direction is LVTTL to GTL–/GTL/GTL+ when DIR is tied to VCC. 3.6 V tolerance on the GTL output allows the GTL outputs to pull up to any voltage level under 3.6 V.

Feature Description

5 V Tolerance on LVTTL Input

The FXGL2014 LVTTL inputs (only) are tolerant up to 5.5 V and allow direct access to TTL or 5 V CMOS inputs. The LVTTL outputs are not 5.5 V tolerant.

3.6 V Tolerance on GTL Input / Output

The FXGL2014 GTL inputs and outputs operate up to 3.6 V, allowing the device to be used in higher voltage open-drain output applications.

Ultra-Low V_{REF} and High Bandwidth

FXGL2014's V_{REF} tracks down to 0.5 V for low voltage CPUs with excellent propagation delay performance. This feature allows the FXGL2014 to support high data rates with the GTL- bus.

Under-Voltage Lockout (UVLO)

Under-voltage lockout circuit is integrated internal. This feature makes sure the data transferred effectively when power unstable.

Typical Application

GTL-/GTL/GTL+ to LVTTL

Select appropriate V_{TT}/V_{REF} based upon GTL-/GTL/GTL+. The parameters in Recommended Operating Conditions are compliant to the GTL specification.

The FXGL2014 requires industrial standard LVTTL and GTL inputs. The design example in the Application Information shows standard voltage level and typical resistor values.





Figure 8.	Application Diagram for GTL to LVTTL
Table 1.	Application Table for GTL to LVTTL

	Port B to Port A
	GTL to LVTTL
VCC	3.3 V
VREF	2*VTT/3
VTT	1.0 V
DIR	GND
RT	75 Ω
R1	49.9 Ω
R2	100 Ω

LVTTL to GTL-/GTL/GTL+


Because GTL is an open-drain interface, the selection of the pull-up resistor depends on the application requirement (for example, data rate) and PCB trace capacitance.

The FXGL2014 requires industrial standard LVTTL and GTL inputs. The design example in the Application Information section show standard voltage level and typical resistor values.





	Port A to Port B
	LVTTL to GTL
V _{CC}	3.3 V
V _{REF}	GND
V _{TT}	1.0 V
DIR	GND
R _T	75 Ω
R ₁	Not Available
R ₂	Not Available



- E. LANDPATTERN STANDARD: SOP65P640X110-14M.
- F. DRAWING FILE NAME: MKT-MTC14rev7.