## Dual Supply, 2-Bit Voltage Repeater / Isolator nepeater / isolator for I\_C<br>Applications Applications

# FXMA2102

#### **Description**

The FXMA2102 is a high−performance configurable dual−voltage−supply translator for bi−directional voltage translation over a wide range of input and output voltages levels.

Intended for use as a voltage translator between I2C−Bus complaint masters and slaves.

The device is designed so that the A port tracks the  $V_{\text{CCA}}$  level and the B port tracks the V<sub>CCB</sub> level. This allows for bi-directional A/B port voltage translation between any two levels from 1.65 V to 5.5 V.  $V_{\text{CCA}}$  can equal  $V_{\text{CCB}}$  from 1.65 V to 5.5 V. The OE pin is referenced to V<sub>CCA</sub>.

Either V<sub>CC</sub> can be powered–up first. Internal power–down control circuits place the device in 3−state if either VCC is removed.

The two ports of the device have automatic direction sense capability. Either port may sense an input signal and transfer it as an output signal to the other port.

#### **Features**

- Bi−Directional Interface between Any Two Levels: 1.65 V to 5.5 V
- Direction Control not Needed
- System GPIO Resources Not Required when OE Tied to  $V_{\text{CCA}}$
- $I^2C$  400 pF Buffer / Repeater
- $I<sup>2</sup>C$  Bus Isolation
- A/B Port  $V_{OL} = 175$  mV (Typical),  $V_{IL} = 150$  mV,  $I_{OL} = 6$  mA
- Open−Drain Inputs / Outputs
- Accommodates Standard−Mode and Fast−Mode I2C−Bus Devices
- Supports I2C Clock Stretching & Multi−Master
- Fully Configurable: Inputs and Outputs Track  $V_{CC}$
- Control Input (OE) Referenced to  $V_{\text{CCA.}}$
- Non–Preferential Power–Up; Either V<sub>CC</sub> May Be Powered–Up First
- Outputs Switch to 3–State if Either  $V_{CC}$  is at GND
- Tolerant Output Enable: 5 V
- Tolerant Output Enable: 5 V<br>• Packaged in 8–Terminal Leadless MicroPak<sup>™</sup> (1.6 mm x 1.6 mm) and Ultrathin MLP (1.2 mm x 1.4 mm)
- ESD Protection Exceeds:
	- ♦ 8 kV HBM ESD (per JESD22−A114)
	- ♦ 2 kV CDM (per JESD22− C101)



**UQFN8, 1.4x1.2, 0.4P CASE 523AS**



**UQFN8 1.6X1.6, 0.5P CASE 523AY**

## **MARKING DIAGRAM**



XN = Device Code

- &K = 2−Digits Lot Run Traceability Code
- &2 = 2−Digit Date Code
- &Z = Assembly Plant Code

#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page [13](#page-12-0) of this data sheet.

## **BLOCK DIAGRAM**

<span id="page-1-0"></span>

**Figure 1. Block Diagram, 1 of 2 Channels**

## **PIN CONFIGURATION**



**Figure 2. MicroPak (Top−Through View) Figure 3. UMLP (Top−Through View)**



#### **PIN DEFINITIONS**



## **TRUTH TABLE**



1. If the OE pin is driven LOW, the FXMA2102 is disabled and the A<sub>0</sub>, A<sub>1</sub>, B<sub>0</sub>, and B<sub>1</sub> pins (including dynamic drivers) are forced into 3-state.

#### **ABSOLUTE MAXIMUM RATINGS**



Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

2.  $I<sub>O</sub>$  absolute maximum rating must be observed.

#### **RECOMMENDED OPERATING CONDITIONS**



Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

3. All unused inputs and I/O pins must be held at  $V_{\text{CCI}}$  or GND

## **FUNCTIONAL DESCRIPTION**

#### <span id="page-4-0"></span>**Power−Up/Power−Down Sequencing**

FXM translators offer an advantage in that either  $V_{CC}$ may be powered up first. This benefit derives from the chip design. When either  $V_{CC}$  is at 0 V, outputs are in a high−impedance state. The control input (OE) is designed to track the V<sub>CCA</sub> supply. A pull–down resistor tying OE to GND should be used to ensure that bus contention, excessive currents, or oscillations do not occur during power−up/ power−down. The size of the pull−down resistor is based upon the current−sinking capability of the device driving the OE pin.

- The recommended power−up sequence is:
	- 1. Apply power to the first  $V_{CC}$ .
	- 2. Apply power to the second  $V_{CC}$ .
	- 3. Drive the OE input HIGH to enable the device.
- The recommended power−down sequence is:
	- 1. Drive OE input LOW to disable the device.
	- 2. Remove power from either  $V_{CC}$ .
	- 3. Remove power from other  $V_{CC}$ .

#### NOTE:

4. Alternatively, the OE pin can be hardwired to  $V_{\text{CCA}}$  to save GPIO pins. If OE is hardwired to  $V_{\text{CCA}}$ , either  $V_{\text{CC}}$ can be powered up or down first.



## **APPLICATION CIRCUIT**

**Figure 4. Application Circuit**

#### **APPLICATION NOTES**

The FXMA2102 has open−drain I/Os and requires external pull−up resistors on the four data I/O pins, as shown in Figure [4.](#page-4-0) If a pair of data I/O pins  $(A_n/B_n)$  is not used, both pins should be tied to GND (or both to  $V_{CC}$ ). In this case, pull−down or pull−up resistors are not required. The recommended values for the pull−up resistors (RPU) are  $1 k\Omega$  to 10 k $\Omega$ ; however, depending on the total bus capacitance, the user is free to vary the pull−up resistor value to meet the maximum  $I<sup>2</sup>C$  edge rate per the  $I<sup>2</sup>C$  specification (UM10204 rev. 03, June 19, 2007). For example, the maximum edge rate (30% − 70%) during fast mode (400 kbit/s) is 300 ns. If bus capacitance is approaching the maximum 400 pF, low er the RPU value to keep the rise time below 300 ns (Fast Mode). Section 7.1 of the  $I<sup>2</sup>C$ specification provides an excellent guideline for pull−up resistor sizing.

#### **Theory of Operation**

The FXMA2102 is designed for high−performance level shifting and buffer / repeating in an  $I<sup>2</sup>C$  application. Figure [1](#page-1-0) shows that each bi−directional channel contains two series−Npassgates and two dynamic drivers. This hybrid architecture is highly beneficial in an  $I<sup>2</sup>C$  application where auto−direction is a necessity.

For example, during the following three  $I<sup>2</sup>C$  protocol events:

- Clock Stretching
- Slave's ACK Bit ( $9<sup>th</sup> bit = 0$ ) following a Master's Write Bit  $(8<sup>th</sup> bit = 0)$
- Clock Synchronization and Multi Master Arbitration

The bus direction needs to change from master to slave to slave to master without the occurrence of an edge. If there is an  $I<sup>2</sup>C$  translator between the master and slave in these examples, the  $I<sup>2</sup>C$  translator must change direction when both A and B ports are LOW. The Npassgates can accomplish this task very efficiently because, w hen both A and B ports are LOW, the Npassgates act as a low resistive short between the two (A and B) ports.

Due to I<sup>2</sup>C's open–drain topology, I<sup>2</sup>C masters and slaves are not push/pull drivers. Logic LOWs are "pulled down" (Isink), while logic HIGHs are "let go" (3−state). For example, when the master lets go of SCL (SCL always comes from the master), the rise time of SCL is largely determined by the RC time constant, where  $R = R_{PU}$  and  $C =$ the bus capacitance. If the FXMA2102 is attached to the master [on the A port] in this example, and there is a slave on the B port, the Npassgates act as a low resistive short between both ports until either of the port's  $V_{CC}/2$ thresholds are reached. After the RC time constant has reached the  $V_{CC}/2$  threshold of either port, the port's edge detector triggers both dynamic drivers to drive their respective ports in the LOW−to−HIGH (LH) direction, accelerating the rising edge. The resulting rise time resembles the scope shot in Figure 5. Effectively, two distinct slew rates appear in rise time. The first slew rate (slower) is the RC time constant of the bus. The second slew rate (much faster) is the dynamic driver accelerating the edge.

If both the A and B ports of the translator are HIGH, a high−impedance path exists between the A and B ports because both the Npassgates are turned off. If a master or slave device decides to pull SCL or SDA LOW, that device's driver pulls dow  $n$  ( $I_{\text{sink}}$ ) SCL or SDA until the edge reaches the A or B port  $V_{CC}/2$  threshold. When either the A or B port threshold is reached, the port's edge detector triggers both dynamic drivers to drive their respective ports in the HIGH−to−LOW (HL) direction, accelerating the falling edge.



**Figure 5. FXMA2102 Waveform C: 600 pF, R<sub>PU</sub>: 2.2 K** 

#### **Buffer / Repeater Performance**

The FXMA2102 dynamic drivers have enough current sourcing capability to drive a 400 pF capacitive bus. This is beneficial for instances when an  $I<sup>2</sup>C$  buffer / repeater is required. The  $I<sup>2</sup>C$  specification stipulates a maximum bus capacitance of 400 pF. If an  $I^2C$  segment exceeds 400 pF, an I2C buffer / repeater is required to split the segment into two segments, each of which is less than 400 pF. Figure 5 is a scope shot of an FXMA2102 driving a lumped load of 600 pF. Notice the (30% − 70%) rise time is only 112 ns  $(R_{PU} = 2.2 K)$ . This is well below the maximum edge rate of 300 ns. Not only does the FXMA2102 drive 400 pF, but it also provides excellent headroom below the  $I<sup>2</sup>C$ specification maximum edge rate of 300 ns.

#### **VOL vs. IOL**

The I<sup>2</sup>C specification mandates a maximum  $V_{IL}$  (I<sub>OL</sub> of 3 mA) of  $V_{CC} \cdot 0.3$  and a maximum  $V_{OL}$  of 0.4 V. If there is a master on the A port of an I<sup>2</sup>C translator w ith a  $V_{CC}$  of

1.65 V and a slave on the I<sup>2</sup>C translator B port w ith a  $V_{CC}$ of 3.3 V, the maximum  $V_{IL}$  of the master is (1.65 V x 0.3) 495 mV. The slave could legally transmit a valid logic LOW of 0.4 V to the master.

If the  $I<sup>2</sup>C$  translator's channel resistance is too high, the voltage drop across the translator could present a  $V_{II}$  to the master greater than 495 mV. To complicate matters, the  $I<sup>2</sup>C$  specification states that 6 mA of I<sub>OL</sub> is recommended for bus capacitances approaching 400 pF. More I<sub>OL</sub> increases the voltage drop across the  $I^2C$  translator. The  $I^2C$ application benefits w hen  $I<sup>2</sup>C$  translators exhibit low  $V_{OL}$ performance. Figure 6 depicts typical FXMA2102 V<sub>OL</sub> performance vs. the competition, given a 0.4 V V<sub>IL</sub>.



Figure 6. V<sub>OL</sub> vs. I<sub>OL</sub>

#### **I 2C−Bus Isolation**

The FXMA2102 supports I2C−Bus isolation for the following conditions:

- Bus isolation if bus clear
- $\bullet$  Bus isolation if either V<sub>CC</sub> goes to ground

#### *Bus Clear*

Because the  $I<sup>2</sup>C$  specification defines the minimum SCL frequency of DC, the SCL signal can be held LOW forever; however, this condition shuts down the I<sup>2</sup>C bus. The I<sup>2</sup>C specification refers to this condition as "Bus Clear". In Figure [7](#page-7-0), if slave #2 holds down SCL forever, the master and slave #1 are not able to communicate, because the FXMA2102 passes the SCL stuck−LOW condition from slave #2 to slave #1 as well as the master. However, if the OE pin is pulled LOW (disabled), both ports (A and B) are 3−stated. This results in the FXMA2102 isolating slave #2 from the master and slave #1, allowing full communication between the master and slave #1.

#### *Either V<sub>CC</sub>* to GND

If slave #2 is a camera that is suddenly removed from the I<sup>2</sup>C bus, resulting in V<sub>CCB</sub> transitioning from a valid V<sub>CC</sub>  $(1.65 V - 5.5 V)$  to 0 V, the FXMA2102 automatically forces SCL and SDA on both its A and B ports into 3−state. Once  $V_{\text{CCB}}$  has reached 0 V, full I<sup>2</sup>C communication between the master and slave #1 remains undisturbed.

<span id="page-7-0"></span>

#### **DC ELECTRICAL CHARACTERISTICS** (T<sub>A</sub> = −40°C to +85°C)



5. This table contains the output voltage for static conditions. Dynamic drive specifications are given in Dynamic Output Electrical Characteristics.

6. "Don't Care" indicates any valid logic level.

7.  $\rm\,V_{CCI}$  is the  $\rm\,V_{CC}$  associated with the input side.

8.  $\,$  Reflects current per supply,  $\rm V_{CCA}$  or  $\rm V_{CCB}.$ 

#### **DYNAMIC OUTPUT ELECTRICAL CHARACTERISTICS**



**OUTPUT RISE / FALL TIME** (Output load: C<sub>L</sub> = 50 pF, R<sub>PU</sub> = 2.2 kΩ, push / pull driver, and T<sub>A</sub> = −40°C to +85°C.)

9. Output rise and fall times guaranteed by design simulation and characterization; not production tested.

10. $V_{\rm CCO}$  is the  $V_{\rm CC}$  associated with the output side.<br>11. See Figure [12](#page-11-0).

12.See Figure [13](#page-11-0).

### **DYNAMIC OUTPUT ELECTRICAL CHARACTERISTICS**

**MAXIMUM DATA RATE** (Note 13) (Output load: C<sub>L</sub> = 50 pF, R<sub>PU</sub> = 2.2 kΩ, push / pull driver, and T<sub>A</sub> = −40°C to +85°C.)



13.F−toggle guaranteed by design simulation; not production tested.





14. Skew is the variation of propagation delay between output signals and applies only to output signals on the same port (A<sub>n</sub> or B<sub>n</sub>) and switching with the same polarity (LOW-to-HIGH or HIGH-to-LOW) *(see Figure [15\)](#page-11-0)*.

## **CAPACITANCE**  $(T_A = +25^{\circ}C.)$





**Figure 8. AC Test Circuit**

## **Table 1. PROPAGATION DELAY TABLE**



## **Table 2. AC LOAD TABLE**



## **TIMING DIAGRAMS**

<span id="page-11-0"></span>















## NOTES:

15. Input  $t_R = t_F = 2.0$  ns, 10% to 90% at  $V_{IN} = 1.65$  V to 1.95 V; Input  $t_R = t_F = 2.0$  ns, 10% to 90% at  $V_{IN} = 2.3$  V to 2.7 V; Input  $t_R = t_F = 2.5$  ns, 10% to 90%, at  $V_{IN} = 3.0$  V to 3.6 V only; Input  $t_{\text{R}} = t_{\text{F}} = 2.5$  ns, 10% to 90%, at  $V_{\text{IN}} = 4.5$  V to 5.5 V only. 16.  $V_{\text{CCI}} = V_{\text{CCA}}$  for control pin OE or  $V_{\text{mi}} = (V_{\text{CCA}} / 2)$ .















#### <span id="page-12-0"></span>**ORDERING INFORMATION**



†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

MicroPak is trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. **onsemi** is licensed by the Philips Corporation to carry the I<sup>2</sup>C bus protocol.







ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding<br>the suitability of its products for any particula





DATE 31 AUG 2016





SIDE VIEW





#### NOTES:

- A. PACKAGE CONFORMS TO JEDEC MO−255 VARIATION UAAD.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 2009.
- D. LAND PATTERN RECOMMENDATION IS EXISTING INDUSTRY LAND PATTERN.



SCALE : 2X



© Semiconductor Components Industries, LLC, 2019 www.onsemi.com

rights of others.