GD25LB256E

DATASHEET

Contents

1	FEATURES4								
2	GE	ENERAL DESCRIPTIONS	5						
3	ME	EMORY ORGANIZATION	11						
4	DE	EVICE OPERATIONS	12						
	4.1	SPI Mode	12						
	4.2	QPI Mode							
	4.3	RESET FUNCTION							
5		ATA PROTECTION							
6		EGISTERS							
U	ΝL								
(6.1	Status Register							
(6.2	FLAG STATUS REGISTER							
(6.3	Extended Address Register	18						
7	INT	TERNAL CONFIGURATION REGISTER	19						
	7.1	Nonvolatile Configuration Register	19						
	7.2	Volatile Configuration Register	21						
	7.3	SUPPORTED CLOCK FREQUENCIES	23						
•	7.4	DATA SEQUENCE WRAPS BY DENSITY	24						
8	СО	DMMAND DESCRIPTIONS	25						
	8.1	ENABLE 4-BYTE MODE (B7H)	30						
:	8.2	DISABLE 4-BYTE MODE (E9H)	30						
:	8.3	WRITE ENABLE (WREN) (06H)	31						
	8.4	Write Disable (WRDI) (04H)	31						
	8.5	Write Enable for Volatile Status Register (50H)	32						
;	8.6	Write Status Register (WRSR) (01H)	32						
:	8.7	Write Extended Address Register (C5H)	33						
:	8.8	WRITE NONVOLATILE/VOLATILE CONFIGURATION REGISTER (B1H/81H)	34						
:	8.9	READ STATUS REGISTER (05H)	34						
8	8.10	READ FLAG STATUS REGISTER (70H)	35						
8	8.11	READ NONVOLATILE/VOLATILE CONFIGURATION REGISTER (B5H/85H)	36						
8	8.12	READ EXTENDED ADDRESS REGISTER (C8H)	37						
:	8.13	READ DATA BYTES (03H/13H)	38						
8	8.14	READ DATA BYTES AT HIGHER SPEED (OBH/OCH)	38						
:	8.15	Quad Output Fast Read (6BH/6CH)	39						
:	8.16	Quad I/O Fast Read (EBH/ECH)	40						
:	8.17	Quad I/O DTR Read (EDH/EEH)	41						



GD25LB256E

0.40	(20) (20) (40)	40
8.18		
8.19		
8.20		
8.21		
8.22		
8.23		
8.24		
8.25		
8.26	,	
8.27		
8.28	,	
8.29		
8.30		
8.31	, , , ,	
8.32		
8.33	,	
8.34	,	
8.35		
8.36		
8.37	, , , , , , , , , , , , , , , , , , , ,	
8.38	, , , , , , , , , , , , , , , , , , , ,	
8.39	READ SERIAL FLASH DISCOVERABLE PARAMETER (5AH)	60
9 E	LECTRICAL CHARACTERISTICS	62
9.1	Power-On Timing	62
9.2	Initial Delivery State	62
9.3	ABSOLUTE MAXIMUM RATINGS	62
9.4	CAPACITANCE MEASUREMENT CONDITIONS	63
9.5	DC Characteristics	64
9.6	AC Characteristics	67
10	ORDERING INFORMATION	75
		_
10.1		
11	PACKAGE INFORMATION	78
11.1	PACKAGE SOP16 300MIL	78
11.2	PACKAGE WSON8 (8x6mm)	78
11.3	PACKAGE WSON8 (6x5mm)	80
11.4	PACKAGE TFBGA-24BALL (5x5 ball array)	81
11.5	PACKAGE WLCSP (3-2-3 BALL ARRAY)	82
11.6	PACKAGE WLCSP (4-4 BALL ARRAY)	83
40	DEVISION LISTORY	0.4

GD25LB256E

FEATURES

- 256M-bit Serial Flash
 - 32M-Byte
 - 256 Bytes per programmable page
- ◆ Standard, Quad SPI, DTR,QPI
 - Standard SPI: SCLK, CS#, SI, SO, WP#, RESET#
 - Quad SPI: SCLK, CS#, IO0, IO1, IO2, IO3, RESET#
 - QPI: SCLK, CS#, IO0, IO1, IO2, IO3, RESET#
 - SPI DTR (Double Transfer Rate) Read
 - 3 or 4-Byte Address Mode
- High Speed Clock Frequency
 - 166MHz for fast read
 - Quad I/O Data transfer up to 532Mbits/s
 - QPI Mode Data transfer up to 532Mbits/s
 - DTR Quad I/O Data transfer up to 832Mbits/s
- ◆ Allows XIP (eXecute in Place) Operation
 - High speed Read reduce overall XiP instruction fetch time
 - Continuous Read with Wrap further reduce data latency to fill up SoC cache
- Software/Hardware Write Protection
 - Write protect all/portion of memory via software
 - Enable/Disable protection with WP# Pin
 - Individual Block Protection

- Fast Program/Erase Speed
 - Page Program time: 0.3ms typical
- Sector Erase time: 30ms typical
- Block Erase time: 0.1/0.2s typical
- Chip Erase time: 50s typical
- Flexible Architecture
 - Sector of 4K-Byte
 - Block of 32/64K-Byte
 - Erase/Program Suspend/Resume
- ◆ Low Power Consumption
 - 20µA typical stand-by current
 - 2µA typical power-down current
- Advanced Security Features
 - 128-bit Unique ID
 - 4K-Byte Security Registers With OTP Lock
- ◆ Single Power Supply Voltage
 - Full voltage range: 1.65~2.0V
- Endurance and Data Retention
 - Minimum 100,000 Program/Erase Cycles
 - 20-year data retention typical
- Package Information
 - SOP16 300mil
 - WSON8 (8x6mm)
 - WSON8 (6x5mm)
 - TFBGA-24ball (5x5 Ball Array)
 - WLCSP 4-4 ball array
 - WLCSP 3-2-3 ball array

2 GENERAL DESCRIPTIONS

The GD25LB256E (256M-bit) Serial flash supports the standard Serial Peripheral Interface (SPI), and supports the Quad SPI and DTR mode: Serial Clock, Chip Select, Serial Data I/O0 (SI), I/O1 (SO), I/O2 (WP#), I/O3, and RESET#. The Quad output data is transferred with speed of 664Mbits/s, the Quad I/O data is transferred with speed of 532Mbits/s, and the DTR Quad I/O data is transferred with speed of 832Mbits/s.

CONNECTION DIAGRAM AND PIN DESCRIPTION

Figure 1 Connection Diagram for SOP16 package




Table 1 Pin Description for SOP16 package

Pin No.	Pin Name	1/0	Description
1	IO3	I/O	Data Input Output 3
2	VCC		Power Supply
3	RESET#	I	Reset Input
6/11/13	DNU		Do Not Use (It may connect to internal signal inside)
7	CS#	I	Chip Select Input
8	SO (IO1)	I/O	Data Output (Data Input Output 1)
9	WP# (IO2)	I/O	Write Protect Input (Data Input Output 2)
10	VSS		Ground
15	SI (IO0)	I/O	Data Input (Data Input Output 0)
16	SCLK	I	Serial Clock Input

- 1. CS# must be driven high if chip is not selected. Please don't leave CS# floating any time after power is on.
- 2. The DNU pin must be floating. It may connect to internal signal inside.
- 3. The NC pin is not connected to any internal signal. It is OK to connect it to the system ground (GND) or leave it floating.
- 4. The RESET# pin is a dedicated hardware reset pin regardless of device settings or operation states. If the hardware reset


Uniform Sector Standard and Quad Serial Flash

GD25LB256E

function is not used, this pin must be connected to VCC in the system.

5. If WP# is unused, it must be driven high by the host, or an external pull-up resistor must be placed on the PCB in order to avoid allowing WP# input to float.

Figure 2 Connection Diagram for WSON8 package



8 - LEAD WSON

Table 2 Pin Description for WSON8 package

Pin No.	Pin Name	I/O	Description
1	CS#	I	Chip Select Input
2	SO (IO1)	I/O	Data Output (Data Input Output 1)
3	WP# (IO2)	I/O	Write Protect Input (Data Input Output 2)
4	VSS		Ground
5	SI (IO0)	I/O	Data Input (Data Input Output 0)
6	SCLK	I	Serial Clock Input
7	IO3	I/O	Data Input Output 3
8	VCC		Power Supply


- 1. CS# must be driven high if chip is not selected. Please don't leave CS# floating any time after power is on.
- 2. If WP# is unused, it must be driven high by the host, or an external pull-up resistor must be placed on the PCB in order to avoid allowing WP# input to float.



Uniform Sector Standard and Quad Serial Flash

GD25LB256E

Figure 3 Connection Diagram for TFBGA24 5x5 ball array package



24-BALL TFBGA (5x5 ball array)


Table 3 Ball Description for TFBGA24 5x5 ball array package

Pin No.	Pin Name	1/0	Description
A4	RESET#	I	Reset Input
A5/C3/C5	DNU		Do Not Use (It may connect to internal signal inside)
B2	SCLK	Ι	Serial Clock Input
B3/C1/E5	VSS		Ground
B4/D1/E4	VCC		Power Supply
C2	CS#	Ι	Chip Select Input
C4	WP# (IO2)	I/O	Write Protect Input (Data Input Output 2)
D2	SO (IO1)	I/O	Data Output (Data Input Output 1)
D3	SI (IO0)	I/O	Data Input (Data Input Output 0)
D4	IO3	I/O	Data Input Output 3

- 1. CS# must be driven high if chip is not selected. Please don't leave CS# floating any time after power is on.
- 2. The DNU ball must be floating. It may connect to internal signal inside.
- 3. The NC ball is not connected to any internal signal. It is OK to connect it to the system ground (GND) or leave it floating.
- 4. The RESET# pin is a dedicated hardware reset pin regardless of device settings or operation states. If the hardware reset function is not used, this pin must be connected to VCC in the system.
- 5. If WP# is unused, it must be driven high by the host, or an external pull-up resistor must be placed on the PCB in order to avoid allowing WP# input to float.
- 6. The device can work with only one group of VCC/VSS connected. Ball B4 must be connected to VCC and Ball B3 must be connected to VSS. The other two groups of VCC/VSS balls (Ball C1/D1/E4/E5) are optional. If Ball C1/D1/E4/E5 are not used, they must be left floating.

Figure 4 Connection Diagram for WLCSP (3-2-3 ball array) package

TOP VIEW



WLCSP(3-2-3 ball array)

Table 4 Ball Description for WLCSP (3-2-3 ball array) package

Pin No.	Pin Name	I/O	Description
E3	RESET#	I	Reset Input
F4	VCC		Power Supply
H4	IO3	I/O	Data Input Output3
K4	SCLK	1	Serial Clock Input
G5	VSS		Ground
J5	SI(IO0)	I/O	Data Input(Data Input Output0)
F6	CS#	I	Chip Select Input
H6	SO(IO1)	I/O	Data Output(Data Input Output 1)
K6	WP#(IO2)	I/O	Write Protect Input (Data Input Output 2)
Multiple	NC		No Connection


- 1. CS# must be driven high if chip is not selected. Please don't leave CS# floating any time after power is on.
- 2. The NC ball is not connected to any internal signal. It is OK to connect it to the system ground (GND) or leave it floating.
- 3. The RESET# pin is a dedicated hardware reset pin regardless of device settings or operation states. If the hardware reset function is not used, this pin must be connected to VCC in the system.
- 4. If WP# is unused, it must be driven high by the host, or an external pull-up resistor must be placed on the PCB in order to avoid allowing WP# input to float.



Uniform Sector Standard and Quad Serial Flash

GD25LB256E

Figure 5 Connection Diagram for WLCSP (4-4 ball array) package TOP VIEW



WLCSP(4-4 ball array)


Table 5 Ball Description for WLCSP (4-4 ball array) package

Pin No.	Pin Name	I/O	Description
C3	VCC		Power Supply
D3	IO3	I/O	Data Input Output3
E3	SCLK	I	Serial Clock Input
F3	SI(IO0)	I/O	Data Input(Data Input Output0)
C4	CS#	I	Chip Select Input
D4	SO(IO1)	I/O	Data Output(Data Input Output 1)
E4	WP#(IO2)	I/O	Write Protect Input (Data Input Output2)
F4	VSS		Ground
Multiple	NC		No Connection

- 1. CS# must be driven high if chip is not selected. Please don't leave CS# floating any time after power is on.
- 2. The NC ball is not connected to any internal signal. It is OK to connect it to the system ground (GND) or leave it floating.
- 3. If WP# is unused, it must be driven high by the host, or an external pull-up resistor must be placed on the PCB in order to avoid allowing WP# input to float.

GD25LB256E

BLOCK DIAGRAM



3 **MEMORY ORGANIZATION**

GD25LB256E

Each device has	Each block has	Each sector has	Each page has	
32M	64/32K	4K	256	Bytes
128K	256/128	16	-	pages
8K	16/8	-	-	sectors
512/1K	-	-	-	blocks

UNIFORM BLOCK SECTOR ARCHITECTURE

GD25LB256E 64K Bytes Block Sector Architecture

Block	Sector	Addres	ss range
	8191	1FFF000H	1FFFFFFH
511			
	8176	1FF0000H	1FF0FFFH
	8175	1FEF000H	1FEFFFFH
510			
	8160	1FE0000H	1FE0FFFH
	47	02F000H	02FFFFH
2			
	32	020000H	020FFFH
	31	01F000H	01FFFFH
1			
	16	010000H	010FFFH
	15	00F000H	00FFFFH
0			
	0	000000H	000FFFH



GD25LB256E

4 DEVICE OPERATIONS

4.1 SPI Mode

Standard SPI

The GD25LB256E features a serial peripheral interface on 4 signals bus: Serial Clock (SCLK), Chip Select (CS#), Serial Data Input (SI) and Serial Data Output (SO). Both SPI bus mode 0 and 3 are supported. Input data is latched on the rising edge of SCLK and data shifts out on the falling edge of SCLK.

Quad SPI

The GD25LB256E supports Quad SPI operation when using the "Quad Output Fast Read", "Quad I/O Fast Read", "Quad Page Program" (6BH/6CH, EBH/ECH, 32H/34H, C2H/3EH) commands. These commands allow data to be transferred to or from the device at four times the rate of the standard SPI. When using the Quad SPI command the SI and SO pins become bidirectional I/O pins: IO0 and IO1.

DTR Quad SPI

The GD25LB256E supports DTR Quad SPI operation when using the "DTR Quad I/O Fast Read" (EDH/EEH) command. These commands allow data to be transferred to or from the device at eight times the rate of the standard SPI, and data output will be latched on both rising and falling edges of the serial clock. When using the DTR Quad SPI command the SI and SO pins become bidirectional I/O pins: IO0 and IO1.

4.2 QPI Mode

The GD25LB256E supports Quad Peripheral Interface (QPI) operations only when the device is switched from Standard/Quad SPI mode to QPI mode using the "Enable the QPI (38H)" command. The QPI mode utilizes all four IO pins to input the command code. Standard/Quad SPI mode and QPI mode are exclusive. Only one mode can be active at any given times. "Enable the QPI (38H)" and "Disable the QPI (FFH)" commands are used to switch between these two modes. Upon power-up and after software reset using "Enable Reset (66H) and Reset (99H)" command, the default state of the device is Standard/Quad SPI mode.

4.3 RESET Function

The RESET# pin allows the device to be reset by the control.


The RESET# pin goes low for a minimum period of tRLRH will reset the flash. After reset cycle, the flash is at the following states:

- Standby mode
- All the volatile bits will return to the default status as power on.



GD25LB256E

Figure 6 RESET Condition



GD25LB256E

5 DATA PROTECTION

The GD25LB256E provide the following data protection methods:

- Write Enable (WREN) command: The WREN command is set the Write Enable Latch bit (WEL). The WEL bit will return to reset by the following situation:
 - Power-Up/ Software reset (66H+99H)
 - Write Disable (WRDI)
 - Write Status Register (WRSR)
 - Write Extended Address Register (WEAR)
 - Write Nonvolatile Configuration Register (WNVCR)
 - Write Volatile Configuration Register (WVCR)
 - Page Program (PP)
 - Sector Erase (SE) / Block Erase (BE) / Chip Erase (CE)
 - Erase Security Registers / Program Security Registers
- Software Protection Mode:
 - -The Block Protect (BP4, BP3, BP2, BP1, and BP0) bits define the section of the memory array that can be read but cannot be changed.
 - Individual Block Protection bit provides the protection selection of each individual block.
- Hardware Protection Mode: WP# goes low to protect the BP0~BP4 bits and SRP0 bit.
- Deep Power-Down Mode: In Deep Power-Down Mode, all commands are ignored except the Release from Deep Power-Down Mode command and reset command (66H+99H).

Table 6. GD25LB256E Protected area size

;	Status F	Register	Conten	t		Memory Content			
BP4	BP3	BP2	BP1	BP0	Blocks	Addresses	Density	Portion	
Х	0	0	0	0	NONE	NONE	NONE	NONE	
0	0	0	0	1	511	01FF0000h-01FFFFFh	64KB	Upper 1/512	
0	0	0	1	0	510 to 511	01FE0000h-01FFFFFh	128KB	Upper 1/256	
0	0	0	1	1	508 to 511	01FC0000h-01FFFFFh	256KB	Upper 1/128	
0	0	1	0	0	504 to 511	01F80000h-01FFFFFh	512KB	Upper 1/64	
0	0	1	0	1	496 to 511	01F00000h-01FFFFFh	1MB	Upper 1/32	
0	0	1	1	0	480 to 511	01E00000h-01FFFFFh	2MB	Upper 1/16	
0	0	1	1	1	448 to 511	01C00000h-01FFFFFh	4MB	Upper 1/8	
0	1	0	0	0	384 to 511	01800000h-01FFFFFh	8MB	Upper 1/4	
0	1	0	0	1	256 to 511	01000000h-01FFFFFh	16MB	Upper 1/2	
1	0	0	0	1	0	00000000h-0000FFFFh	64KB	Lower 1/512	
1	0	0	1	0	0 to 1	00000000h-0001FFFFh	128KB	Lower 1/256	
1	0	0	1	1	0 to 3	00000000h-0003FFFFh	256KB	Lower 1/128	
1	0	1	0	0	0 to 7	00000000h-0007FFFFh	512KB	Lower 1/64	
1	0	1	0	1	0 to 15	00000000h-000FFFFh	1MB	Lower 1/32	
1	0	1	1	0	0 to 31	00000000h-001FFFFh	2MB	Lower 1/16	
1	0	1	1	1	0 to 63	00000000h-003FFFFh	4MB	Lower 1/8	



GD25LB256E

1	1	0	0	0	0 to 127	00000000h-007FFFFh	8MB	Lower 1/4
1	1	0	0	1	0 to 255	00000000h-00FFFFFh	16MB	Lower 1/2
Х	1	1	0	Х	ALL	00000000h-01FFFFFh	32MB	ALL
Х	1	Χ	1	Χ	ALL	00000000h-01FFFFFh	32MB	ALL

Table 7. GD25LB256E Individual Block Protection (WPS=0)

Block	Sector	Addres	s range	Individual Block Lock Operation
	8191	01FF F000h	01FF FFFFh	512 Blocks
511				Block Lock: 36H+Address
	8176	01FF 0000h	01FF 0FFFh	Block Unlock: 39H+Address
510	8160~8175	01FE 0000h	01FE FFFFh	Read Block Lock: 3DH+Address
				Global Block Lock: 7EH
				Global Block Unlock: 98H
1	16~31	0001 0000h	0001 FFFFh	
	15	0000 F000h	0000 FFFFh	
0				
	0	0000 0000h	0000 0FFFh	

- 1. Protection configuration: This bit is used to select which Write Protect scheme should be used.
- 2. Individual Block Protection bits are volatile lock bits. Each volatile bit corresponds to and provides volatile protection for an individual memory sector, which is locked temporarily (protection is cleared when the device is reset or powered down).
- 3. The first and last sectors will have volatile protections at the 4KB sector level. Each 4KB sector in these sectors can be individually locked by volatile lock bits setting.

6 REGISTERS

6.1 Status Register

Table 8. Status Register

No.	Bit Name	Description	Note
S7	SRP0	Status Register Protection	Non-volatile writable
S6	BP4	Block Protect Bits	Non-volatile writable
S5	BP3	Block Protect Bits	Non-volatile writable
S4	BP2	Block Protect Bits	Non-volatile writable
S3	BP1	Block Protect Bits	Non-volatile writable
S2	BP0	Block Protect Bits	Non-volatile writable
S1	WEL	Write Enable Latch	Volatile, read only
S0	WIP	Erase/Write In Progress	Volatile, read only

The status and control bits of the Status Register are as follows:

WIP bit

The Write in Progress (WIP) bit indicates whether the memory is busy in program/erase/write status register or configuration register progress. When WIP bit sets to 1, means the device is busy in program/erase/write status register or configuration register progress, when WIP bit sets 0, means the device is not in program/erase/write status register or configuration register progress.

WEL bit

The Write Enable Latch (WEL) bit indicates the status of the internal Write Enable Latch. When set to 1 the internal Write Enable Latch is set, when set to 0 the internal Write Enable Latch is reset and no Write, Program or Erase command is accepted.

BP4, BP3, BP2, BP1, BP0 bits

The Block Protect (BP4, BP3, BP2, BP1, and BP0) bits are non-volatile. They define the size of the area to be software protected against Program and Erase commands. These bits are written with the Write Status Register (WRSR) command. When the Block Protect (BP4, BP3, BP2, BP1, and BP0) bits are set to 1, the relevant memory area becomes protected against Page Program (PP), Sector Erase (SE) and Block Erase (BE) commands. The Block Protect (BP4, BP3, BP2, BP1, and BP0) bits can be written provided that the Hardware Protected mode has not been set. The Chip Erase (CE) command is executed only if none sector or block is protected.

SRP0 bit

The Status Register Protect SRP0 bit are non-volatile Read/Write bits in the status register. The SRP0 bit in conjunction with SRP1 bit (Reference Configuration Register) control the method of write protection: software protection, hardware protection, power supply lock-down or one time programmable protection.

SRP1	SRP0	WP#	Status Register	Description
Υ	V 0 V 0	Software Protected	The Status Register can be written to after a Write Enable	
^	U	^	Software Protected	command, WEL=1. (Default)



GD25LB256E

0	1	0	Hardware Protected	WP#=0, the Status Register locked and cannot be written to.
0	1	1	Hardware Unprotected	WP#=1, the Status Register is unlocked and can be written to after a Write Enable command, WEL=1.
1	1	X	One Time Program ⁽¹⁾	Status Register is permanently protected and cannot be written to.

NOTE:

6.2 Flag Status Register

Table 9. Flag Status Register

No.	Bit Name	Description	Note		
FS7	RY/BY#	Ready/Busy#	Volatile, read only		
FS6	SUS1	Erase Suspend	Volatile, read only		
FS5	EE	Erase Error bit	Volatile, read only		
FS4	PE	Program Error bit	Volatile, read only		
FS3	Reserved	Reserved	Volatile, read only		
FS2	SUS2	Program Suspend	Volatile, read only		
FS1	PTE	Protection Error bit	Volatile, read only		
FS0	ADS	Current Address Mode	Volatile, read only		

The status and control bits of the Flag Status Register are as follows:

ADS bit

The Address Status (ADS) bit is a read only bit that indicates the current address mode the device is operating in. The device is in 3-Byte address mode when ADS=0 (default), and in 4-Byte address mode when ADS=1.

PTE bit

The PTE bit is a read only bit that indicates a program or erase failure. Indicates whether an ERASE or PROGRAM operation has attempted to modify the protected array sector, or whether a PROGRAM operation has attempted to access the locked OTP space. PTE is cleared to "0" after program or erase operation resumes.

SUS1, SUS2 bits

The SUS1 and SUS2 bits are read only bit in the Flag Status Register (FS6 and FS2) that are set to 1 after executing an Erase/Program Suspend (75H) command (The Erase Suspend will set the SUS1 to 1, and the Program Suspend will set the SUS2 to 1). The SUS1 and SUS2 bits are cleared to 0 by Erase/Program Resume (7AH) command, software reset (66H+99H) command as well as a power-down, power-up cycle.

PE bit

The Program Error (PE) bit is a read only bit that indicates a program failure. It will also be set when the user attempts to program a protected array sector or access the locked OTP space. PE is cleared to "0" after program operation resumes

^{1.} This feature is available on special order. Please contact GigaDevice for details.



GD25LB256E

EE bit

The Erase Error (EE) bit is a read only bit that indicates an erase failure. It will also be set when the user attempts to erase a protected array sector or access the locked OTP space. EE is cleared to "0" after erase operation resumes

RY/BY# bit

The RY/BY# bit is a read only bit that indicates Program or Erase Status bit. Indicates whether one of the following command cycles is in progress: WRITE STATUS REGISTER, WRITE NONVOLATILE CONFIGURATION REGISTER, PROGRAM, or ERASE.

6.3 **Extended Address Register**

Table 10 Extended Address Register

No.	Name	Description	Note
EA7	Reserved	Reserved	Reserved
EA6	Reserved	Reserved	Reserved
EA5	Reserved	Reserved	Reserved
EA4	Reserved	Reserved	Reserved
EA3	Reserved	Reserved	Reserved
EA2	Reserved	Reserved	Reserved
EA1	Reserved	Reserved	Reserved
EA0	A24	Address bit	Volatile writable

The extended address register is only used when the address mode is 3-Byte mode, as to set the higher address. The default value of the address bit is "0".

For the read operation, the whole array can be continually read out with one command. Data output starts from the selected 128Mb, and it can cross the boundary. When the last Byte of the segment is reached, the next Byte (in a continuous reading) is the first Byte of the next segment. However, the EAR (Extended Address Register) value does not change. The random access reading can only be operated in the selected segment.

The Chip erase command will erase the whole chip and is not limited by EAR selected segment. However, the sector erase, block erase, program operation are limited in selected segment and will not cross the boundary.

A24 bit

The Extended Address Bits A24 is used only when the device is operating in the 3-Byte Address Mode (ADS=0), which is volatile writable by C5H command. The lowest 128Mb memory array (00000000h - 00FFFFFFh) is selected when A24 =0, and all instructions with 3-Byte addresses will be executed within that region.


If Configuration Register Byte <5> set to FEH, or an "Enter 4-Byte Address Mode (B7H)" instruction is issued, the device will require 4-Byte address input for all address related instructions, and the Extended Address Bit setting will be ignored.

A24	Address Range
0	0000 0000h-00FF FFFFh
1	0100 0000h-01FF FFFFh

7 INTERNAL CONFIGURATION REGISTER

The memory configuration is set by an internal configuration register that is not directly accessible to users. The user can change the default configuration at power up by using the WRITE NONVOLATILE CONFIGURATION REGISTER. Information from the nonvolatile configuration register overwrites the internal configuration register during power on or after a reset.

The user can change the configuration during device operation using the WRITE VOLATILE CONFIGURATION REGISTER command. Information from the volatile configuration registers overwrite the internal configuration register immediately after the WRITE command completes.



7.1 Nonvolatile Configuration Register

Nonvolatile Configuration Register bits set the device configuration after power-up or reset. All bits are erased (FFh) unless stated otherwise. This register is read from and written to using the READ NONVOLATILE CONFIGURATION REGISTER and the WRITE NONVOLATILE CONFIGURATION REGISTER commands, respectively. The commands use the main array address scheme, but only the LSB is used to access different register settings, thereby providing up to 256 Bytes of registers (See the table below for the details). A WRITE command to a reserved address will set the device to the default status of the corresponding Byte.

Addr. bit7 bit5 **Settings** bit6 bit4 bit3 bit2 bit1 bit0 Description 0 0 0 0 0 3 Dummy 0 0 0 0 1 0 0 0 4 Dummy Dummy cycle <1> 05~1E: 5~30 Dummy configuration(6-7) (Default=06h) Others Reserved Security Registers Unlocked 0 Χ Х Х Х Х Х <2> OTP configuration (Default) 1 Х Χ Х Χ Χ Х Х Security Registers Locked

Table 11 Nonvolatile Configuration Register



GD25LB256E

			1	1		1	1	1		
		Х	Х	Х	0	Х	Х	Х	Х	SRP1 Unlocked (Default)
		х	х	х	1	х	х	Х	Х	SRP1 Locked ⁽¹⁰⁾
		Other	s							Reserved
		1	1	1	1	1	1	1	1	50 Ohm (Default)
	Driver Strongth	1	1	1	1	1	1	1	0	35 Ohm
<3>	Driver Strength configuration	1	1	1	1	1	1	0	1	25 Ohm
	Corniguration	1	1	1	1	1	1	0	0	18 Ohm
		Other	s							Reserved
		х	х	1	1	х	х	х	х	ODT Disabled (Default)
	On Die Termination	Х	х	1	0	х	х	Х	х	150 Ohm ODT
	On Die Termination	Х	х	0	1	х	х	Х	х	100 Ohm ODT
		х	х	0	0	х	х	Х	х	50 Ohm ODT
<4>	DID 6 "	х	х	х	х	1	х	х	х	DLP Disabled (Default)
	DLP configuration	Х	х	х	х	0	х	Х	Х	DLP Enabled
	Protection	х	х	х	х	х	1	Х	х	BP Protection (Default)
	configuration	х	х	х	х	х	0	х	х	WPS Protection (8)
		Other	s					Reserved		
	Dayland 100Mb	1	1	1	1	1	1	1	1	3-Byte Address (Default)
<5>	Beyond 128Mb	1	1	1	1	1	1	1	0	4-Byte Address
	addr. configuration	Other	s							Reserved
		1	1	1	1	1	1	1	1	XIP Disabled (Default)
<6>	XIP configuration ⁽⁹⁾	1	1	1	1	1	1	1	0	XIP Enabled
		Other	s							Reserved
		1	1	1	1	1	1	1	1	Wrap Disabled (Default)
	10/202	1	1	1	1	1	1	1	0	64-Byte Wrap
<7>	Wrap	1	1	1	1	1	1	0	1	32-Byte Wrap
	configuration ⁽⁹⁾	1	1	1	1	1	1	0	0	16-Byte Wrap
		Other	s		•			•	•	Reserved

- 1. The number of cycles must be set to accord with the clock frequency, which varies by the type of FAST READ command (See Supported Clock Frequencies table). Insufficient dummy clock cycles for the operating frequency causes the memory to read incorrect data.
- 2. 03H/13H: SPI 0 dummy; QPI N/A
- 3. 05H/70H/9EH/9FH: SPI&QPI 0 dummy.
- 4. 3DH: SPI 0 dummy; QPI 8 dummy.
- 5. 4BH/5AH/B5H/85H: SPI&QPI 8 dummy.
- 6. 0BH/0CH/6BH/6CH/48H: SPI 8 dummy; QPI dummy follow CONFIGURATION REGISTER<1> (initiation = 6 dummy)
- 7. EBH/ECH/EDH/EEH: SPI&QPI dummy follow CONFIGURATION REGISTER<1> (initiation = 6 dummy)
- 8. When WPS protection is enabled, the entire memory array is being protected after Power-up or Reset.
- 9. Only Quad I/O (EBH and ECH) and DTR Quad I/O fast read (EDH and EEH) support wrap read and XIP operation.
- 10. This feature is available on special order. Please contact GigaDevice for details.

Uniform Sector Standard and Quad Serial Flash

GD25LB256E

7.2 Volatile Configuration Register

Volatile Configuration Register bits temporarily set the device configuration after power-up or reset. All bits are erased (FFh) unless stated otherwise. This register is read from and written to using the READ VOLATILE CONFIGURATION REGISTER and the WRITE VOLATILE CONFIGURATION REGISTER commands, respectively. The commands use the main array address scheme; however, only the LSB is used to access different register settings to provide up to 256 Bytes of registers (See the table below for the details). A WRITE command to a reserved address will set the device to the default status of the corresponding Byte.

Table 12 Volatile Configuration Register

Addr.	Settings	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	Description
		0	0	0	0	0	0	1	1	3 Dummy
		0	0	0	0	0	1	0	0	4 Dummy
<1>	Dummy cycle									05~1E: 5~30 Dummy
\ 	configuration ⁽⁶⁻⁷⁾							•••		(Default=06h)
		Other	rs	•				•		Reserved
		1	1	1	1	1	1	1	1	50 Ohm (Default)
	Duit to a Change and	1	1	1	1	1	1	1	0	35 Ohm
<3>	Driver Strength	1	1	1	1	1	1	0	1	25 Ohm
	configuration	1	1	1	1	1	1	0	0	18 Ohm
		Other	rs	•				•		Reserved
		х	х	1	1	х	х	х	х	ODT Disabled (Default)
	On Die Terminetier	х	х	1	0	х	х	х	х	150 Ohm ODT
	On Die Termination	х	х	0	1	х	х	х	х	100 Ohm ODT
		х	х	0	0	х	х	х	х	50 Ohm ODT
<4>	5.5 6	х	х	х	х	1	х	х	х	DLP Disabled (Default)
	DLP configuration	х	х	х	х	0	х	х	х	DLP Enabled
	Protection	х	х	х	х	х	1	х	х	BP Protection (Default)
	configuration	х	х	х	х	х	0	х	х	WPS Protection ⁽⁸⁾
		Other	rs					Reserved		
	Davier d 400Mb	1	1	1	1	1	1	1	1	3-Byte Address (Default)
<5>	Beyond 128Mb	1	1	1	1	1	1	1	0	4-Byte Address
	addr. configuration	Other	rs							Reserved
		1	1	1	1	1	1	1	1	XIP Disabled (Default)
<6>	XIP configuration ⁽⁹⁾	1	1	1	1	1	1	1	0	XIP Enabled
		Other	rs			•				Reserved
		1	1	1	1	1	1	1	1	Wrap Disabled (Default)
	10/11010	1	1	1	1	1	1	1	0	64-Byte Wrap
<7>	Wrap	1	1	1	1	1	1	0	1	32-Byte Wrap
	configuration ⁽⁹⁾	1	1	1	1	1	1	0	0	16-Byte Wrap
		Other	rs	•	•	•	•	•	•	Reserved

^{1.} The number of cycles must be set to accord with the clock frequency, which varies by the type of FAST READ command (See Supported Clock Frequencies table). Insufficient dummy clock cycles for the operating frequency causes the memory

GD25LB256E

to read incorrect data.

- 2. 03H/13H: SPI 0 dummy; QPI N/A
- 3. 05H/70H/9EH/9FH: SPI&QPI 0 dummy.
- 4. 3DH: SPI 0 dummy; QPI 8 dummy.
- 5. 4BH/5AH/B5H/85H: SPI&QPI 8 dummv.
- 6. 0BH/0CH/6BH/6CH/48H: SPI 8 dummy; QPI dummy follow CONFIGURATION REGISTER<1> (initiation = 6 dummy)
- 7. EBH/ECH/EDH/EEH: SPI&QPI dummy follow CONFIGURATION REGISTER<1> (initiation = 6 dummy)
- 8. When WPS protection is enabled, the entire memory array is being protected after Power-up or Reset.
- 9. Only Quad I/O (EBH and ECH) and DTR Quad I/O fast read (EDH and EEH) support wrap read and XIP operation.

DLP bit


The DLP bit is Data Learning Pattern Enable bit, which is writable by B1/81H command. For Quad output, Quad I/O and Quad I/O DTR Fast Read commands, a pre-defined "Data Learning Pattern" can be used by the flash memory controller to determine the flash data output timing on 4 I/O pins. When DLP=0, from the third dummy clock, the flash will output "00110100" Data Learning Pattern sequence on each of the I/O or 4 I/O pins until data output. If the dummy clock is not enough for the output of the whole Data Learning Pattern, the last several bit of the Data Learning Pattern would be cut-off. During this period, controller can fine tune the data latching timing for each I/O pins to achieve optimum system performance. DLP=1 will disable the Data Learning Pattern output.

CS# **SCLK** Address Dummy Data Data Learning Pattern IO[3:0] Command Address 0 0 D) Data

Figure 7. Data Learning Pattern Sequence Diagram (STR, Dummy Clock ≥ 10)

Note: 12 dummy cycle example






Note: 8 dummy cycle example

CS# **SCLK** Address Data Learning Pattern -IO[3:0] Command Address Data

Figure 9. Data Learning Pattern Sequence Diagram (DTR, Dummy Clock ≥ 6)

Note: 7 dummy cycle example

Figure 10. Data Learning Pattern Sequence Diagram (DTR, Dummy Clock < 6)



Note: 5 dummy cycle example

7.3 **Supported Clock Frequencies**

Table 13 Clock Frequencies

Number of Dummy Clock Cycle	Quad Output Fast Read (6BH/6CH) (Only QPI Mode) ⁽¹⁾	Quad I/O Fast Read (EBH/ECH)	DTR Quad I/O Fast Read (EDH/EEH)	
4	40	40	40	
6	84	84	66	
8	104	104	84	
10 and above	133	133	104 ⁽³⁾	

- Quad Output Fast Read (6BH/6CH): SPI Mode 8 dummy.
- Values are guaranteed by characterization and not 100% tested in production 2.
- For SOP16/WSON8/WLCSP package, max frequency of EDH/EEH is 90MHz.
- Dummy clock cycle listed above is recommended. Please contact GigaDevice for clock frequency of dummy clock cycle configuration out of the table above.



GD25LB256E

Data Sequence Wraps by Density 7.4

Table 14 Sequence of Bytes during Wrap

Starting Address	16-Byte Wrap	32-Byte Wrap	64-Byte Wrap
0	0-1-215-0-1	0-1-231-0-1	0-1-263-0-1
1	1-215-0-1-2	1-231-0-1-2	1-263-0-1-2
15	15-0-1-2-315-0-1	15-16-1731-0-1	15-16-1763-0-1
31	-	31-0-1-2-331-0-1	31-32-3363-0-1
63	-	-	63-0-163-0-1

8 COMMAND DESCRIPTIONS

All commands, addresses and data are shifted in and out of the device, beginning with the most significant bit on the first rising edge of SCLK after CS# is driven low. Then, the one-Byte command code must be shifted in to the device, with most significant bit first on SI, and each bit is latched on the rising edges of SCLK.

Every command sequence starts with a one-Byte command code. Depending on the command, this might be followed by address Bytes, or by data Bytes, or by both or none. CS# must be driven high after the last bit of the command sequence has been completed. For the command of Read, Fast Read, Read Status Register or Release from Deep Power-Down, and Read Device ID, the shifted-in command sequence is followed by a data-out sequence. All read instruction can be completed after any bit of the data-out sequence is being shifted out, and then CS# must be driven high to return to deselected status.

For the command of Page Program, Sector Erase, Block Erase, Chip Erase, Write Status Register, Write Enable, Write Disable or Deep Power-Down command, CS# must be driven high exactly at a Byte boundary, otherwise the command is rejected, and is not executed. That is CS# must be driven high when the number of clock pulses after CS# being driven low is an exact multiple of eight. For Page Program, if at any time the input Byte is not a full Byte, nothing will happen and WEL will not be reset.

Table 15 Commands (Standard/DTR Quad SPI)

		Standa	rd SPI		
Command name	Code	Command- Address-Data	Dummy Clock Cycles	Address Bytes	Data Bytes
Software Reset Operations	<u>'</u>		1		
Enable Reset	66h	1-0-0	0	0	0
Reset	99h	1-0-0	0	0	0
Read ID Operations					
Read Identification	9Eh/9Fh	1-0-(1)	0	0	1 to ∞
Read Serial Flash	5Ah	1-1-(1)	8	3	1 to ∞
Discoverable Parameter	SAII	1-1-(1)	0	3	1 10 ∞
Read Unique ID	4Bh	1-1-(1)	8	3(4)	1 to ∞
Read Memory Operations					
Read Data Bytes	03h	1-1-(1)	0	3(4)	1 to ∞
Read Data Bytes at Higher	0Bh	1-1-(1)	8	3(4)	1 to ∞
Speed	ODII	1-1-(1)	0	3(4)	1 10 ∞
Quad Output Fast Read	6Bh	1-1-(4)	8	3(4)	1 to ∞
Quad I/O Fast Read	EBh	1-4-(4)	6	3(4)	1 to ∞
Quad I/O DTR Fast Read	EDh	1-4d-(4d)	6	3(4)	1 to ∞
Read Memory Operations v	with 4-Byte A	ddress			
4-Byte Read Data Bytes	13h	1-1-(1)	0	4	1 to ∞
4-Byte Read Data Bytes at Higher Speed	0Ch	1-1-(1)	8	4	1 to ∞



GD25LB256E

	I		<u></u>	T	T
4-Byte Quad Output Fast Read	6Ch	1-1-(4)	8	4	1 to ∞
4-Byte Quad I/O Fast Read	ECh	1-4-(4)	6	4	1 to ∞
4-Byte Quad I/O DTR Fast Read	EEh	1-4d-(4d)	6	4	1 to ∞
Write Operations					
Write Enable	06h	1-0-0	0	0	0
Write Disable	04h	1-0-0	0	0	0
Write Enable for Volatile	50h	1-0-0	0	0	0
Status Register					
Read Register Operations	0.51	4.0.(4)			
Read Status Register	05h	1-0-(1)	0	0	1 to ∞
Read Flag Status Register	70h	1-0-(1)	0	0	1 to ∞
Read Nonvolatile Configuration Register	B5h	1-1-(1)	8	3(4)	1
Read Volatile Configuration Register	85h	1-1-(1)	8	3(4)	1
Read Extended Address					
Register	C8h	1-0-(1)	0	0	1 to ∞
Write Register Operations					
Write Status Register	01h	1-0-1	0	0	1
Write Nonvolatile					
Configuration Register	B1h	1-1-1	0	3(4)	1
Write Volatile Configuration Register	81h	1-1-1	0	3(4)	1
Write Extended Address Register	C5h	1-0-1	0	0	1
Program Operations					
Page Program	02h	1-1-1	0	3(4)	1 to 256
Quad Page Program	32h	1-1-4	0	3(4)	1 to 256
Extended Quad Page Program	C2h	1-4-4	0	3(4)	1 to 256
Program Operations with 4	-Byte Addre	nee			
4-Byte Page Program	12h	1-1-1	0	4	1 to 256
4-Byte Quad Page	1211	1 1-1	<u> </u>	-	1 10 200
Program Program	34h	1-1-4	0	4	1 to 256
4-Byte Extended Quad Page Program	3Eh	1-4-4	0	4	1 to 256
Erase Operations				•	•
Sector Erase	20h	1-1-0	0	3(4)	0
32KB Block Erase	52h	1-1-0	0	3(4)	0
64KB Block Erase	D8h	1-1-0	0	3(4)	0
Chip Erase	C7h/60h	1-0-0	0	0	0



GD25LB256E

Erase Operations with 4-B	yte Address				
4-Byte Sector Erase	21h	1-1-0	0	4	0
4-Byte 32KB Block Erase	5Ch	1-1-0	0	4	0
4-Byte 64KB Block Erase	DCh	1-1-0	0	4	0
Suspend/Resume Operation	ns		1	1	•
Program/Erase Suspend	75h	1-0-0	0	0	0
Program/Erase Resume	7Ah	1-0-0	0	0	0
One-Time Programmable (OTP) Opera	tions	1	1	•
Read Security Registers	48h	1-1-(1)	8	3(4)	1 to ∞
Program Security	40h	4.4.4	0	2(4)	1 to 256
Registers	42h	1-1-1	0	3(4)	1 to 256
Erase Security Registers	44h	1-1-0	0	3(4)	0
QPI Mode Operation					
Enable QPI	38h	1-0-0	0	0	0
4-Byte Address Mode Ope	rations				
Enable 4-Byte Address	D7h	100	0	0	
Mode	B7h	1-0-0	0	U	U
Disable 4-Byte Address	E9h	1-0-0 0	0	0	
Mode	Lan		0	U	U
Deep Power-Down Operati	ons				
Deep Power-Down	B9h	1-0-0	0	0	0
Release From Deep	ABh	1-0-0	0	0	0
Power-Down	ADII	1-0-0		V	
Advanced Sector Protection	n Operation	s			
Individual Block/Sector	36h	1-1-0	0	3(4)	0
Lock	3011	1-1-0		O(+)	
Individual Block/Sector	39h	1-1-0	0	3(4)	0
Unlock	0011				
Read Individual	3Dh	1-1-(1)	0	3(4)	1
Block/Sector Lock	3511				
Global Block/Sector Lock	7Eh	1-0-0	0	0	0
Global Block/Sector Unlock	98h	1-0-0	0	0	0

Table 16 Commands (QPI)

Command name	Code	Command-	Dummy Clock	Address	Data	
Command name		Address-Data	Cycles	Bytes	Bytes	
Software Reset Operations						
Enable Reset	66h	4-0-0	0	0	0	
Reset	99h	4-0-0	0	0	0	
Read ID Operations						
Read Identification	9Eh/9Fh	4-0-(4)	0	0	1 to ∞	



GD25LB256E

Read Serial Flash Discoverable Parameter	5Ah	4-4-(4)	8	3	1 to ∞
Read Unique ID	4Bh	4-4-(4)	8	3(4)	1 to ∞
Read Memory Operations					
Read Data Bytes at Higher Speed	0Bh	4-4-(4)	6	3(4)	1 to ∞
Quad Output Fast Read	6Bh	4-4-(4)	6	3(4)	1 to ∞
Quad I/O Fast Read	EBh	4-4-(4)	6	3(4)	1 to ∞
Quad I/O DTR Fast Read	EDh	4-4d-(4d)	6	3(4)	1 to ∞
Read Memory Operations with 4-B	yte Address				
4-Byte Read Data Bytes at Higher			_		
Speed	0Ch	4-4-(4)	6	4	1 to ∞
4-Byte Quad Output Fast Read	6Ch	4-4-(4)	6	4	1 to ∞
4-Byte Quad I/O Fast Read	ECh	4-4-(4)	6	4	1 to ∞
4-Byte Quad I/O DTR Fast Read	EEh	4-4d-(4d)	6	4	1 to ∞
Write Operations	L			L	
Write Enable	06h	4-0-0	0	0	0
Write Disable	04h	4-0-0	0	0	0
Write Enable for Volatile Status	50h		_		
Register		4-0-0	0	0	0
Read Register Operations	1	,		'	•
Read Status Register	05h	4-0-(4)	0	0	1 to ∞
Read Flag Status Register	70h	4-0-(4)	0	0	1 to ∞
Read Nonvolatile Configuration	DEL	4.4.(4)	0	0(4)	
Register	B5h	4-4-(4)	8	3(4)	1
Read Volatile Configuration	0Eb	4.4.(4)	8	3(4)	1
Register	85h	4-4-(4)	0	3(4)	<u> </u>
Read Extended Address Register	C8h	4-0-(4)	0	0	1 to ∞
QPI Mode Operation					
Disable QPI	FFh	4-0-0	0	0	0
Write Register Operations					
Write Status Register	01h	4-0-4	0	0	1
Write Nonvolatile Configuration	D1h	4.4.4	0	2(4)	4
Register	B1h	4-4-4	U	3(4)	1
Write Volatile Configuration	041	4-4-4	0	3(4)	1
Register	81h	4-4-4	U	3(4)	'
Write Extended Address Register	C5h	4-0-4	0	0	1
Program Operations					
Page Program	02h	4-4-4	0	3(4)	1 to 256
Quad Page Program	32h	4-4-4	0	3(4)	1 to 256
Extended Quad Page Program	C2h	4-4-4	0	3(4)	1 to 256
Program Operations with 4-Byte A	ddress				
4-Byte Page Program	12h	4-4-4	0	4	1 to 256



GD25LB256E

4-Byte Quad Page Program	34h	4-4-4	0	4	1 to 256
4-Byte Extended Quad Page	OF.	4.4.4	0	4	4 += 050
Program	3Eh	4-4-4	0	4	1 to 256
Erase Operations					
Sector Erase	20h	4-4-0	0	3(4)	0
32KB Block Erase	52h	4-4-0	0	3(4)	0
64KB Block Erase	D8h	4-4-0	0	3(4)	0
Chip Erase	C7h/60h	4-0-0	0	0	0
Erase Operations with 4-Byte Addr	ess				
4-Byte Sector Erase	21h	4-4-0	0	4	0
4-Byte 32KB Block Erase	5Ch	4-4-0	0	4	0
4-Byte 64KB Block Erase	DCh	4-4-0	0	4	0
Suspend/Resume Operations					
Program/Erase Suspend	75h	4-0-0	0	0	0
Program/Erase Resume	7Ah	4-0-0	0	0	0
One-Time Programmable (OTP) Op	erations				
Read Security Registers	48h	4-4-(4)	6	3(4)	1 to ∞
Program Security Registers	42h	4-4-4	0	3(4)	1 to 256
Erase Security Registers	44h	4-4-0	0	3(4)	0
4-ByteAddress Mode Operations					
Enable 4-Byte Address Mode	B7h	4-0-0	0	0	0
Disable 4-Byte Address Mode	E9h	4-0-0	0	0	0
Deep Power-Down Operations					
Deep Power-Down	B9h	4-0-0	0	0	0
Release From Deep Power-Down	ABh	4-0-0	0	0	0
Advanced Sector Protection Opera	tions				
Individual Block/Sector Lock	36h	4-4-0	0	3(4)	0
Individual Block/Sector Unlock	39h	4-4-0	0	3(4)	0
Read Individual Block/Sector Lock	3Dh	4-4-(4)	8	3(4)	1
Global Block/Sector Lock	7Eh	4-0-0	0	0	0
Global Block/Sector Unlock	98h	4-0-0	0	0	0

Table of ID Definitions

GD25LB256E

Operation Code	M7-M0	ID23-ID16	ID15-ID8	ID7-ID0
9EH/9FH	C8	67	19	FF

8.1 Enable 4-Byte Mode (B7H)

The Enable 4-Byte Mode command enables accessing the address length of 32-bit for the memory area of the higher density (larger than 128Mb). After sending the Enable 4-Byte Mode command, the ADS bit (FS0) will be set to 1 to indicate the 4-Byte address mode has been enabled. Once the 4-Byte address mode is enabled, the address length becomes 32-bit.

Figure 11 Enable 4-Byte Mode Sequence Diagram (SPI)





Figure 12 Enable 4-Byte Mode Sequence Diagram (QPI)



8.2 Disable 4-Byte Mode (E9H)

The Disable 4-Byte Mode command is executed to exit the 4-Byte address mode and enter the 3-Byte address mode. After sending the Disable 4-Byte Mode command, the ADS bit (FS0) will be clear to be 0 to indicate the 4-Byte address mode has been disabled, and then the address length will return to 24-bit.

Figure 13 Disable 4-Byte Mode Sequence Diagram (SPI)





Figure 14 Disable 4-Byte Mode Sequence Diagram (QPI)



8.3 Write Enable (WREN) (06H)

The Write Enable (WREN) command is for setting the Write Enable Latch (WEL) bit. The Write Enable Latch (WEL) bit must be set prior to every Page Program (PP), Sector Erase (SE), Block Erase (BE), Chip Erase (CE), Write Status Register (WRSR), Write Extended Address Register (WEAR), Write Nonvolatile/Volatile configure register and Erase/Program Security Registers command. The Write Enable (WREN) command sequence: CS# goes low → sending the Write Enable command → CS# goes high.

Figure 15 Write Enable Sequence Diagram (SPI)





Figure 16 Write Enable Sequence Diagram (QPI)



8.4 Write Disable (WRDI) (04H)

The Write Disable command is for resetting the Write Enable Latch (WEL) bit. The Write Disable command sequence: CS# goes low →Sending the Write Disable command →CS# goes high. The WEL bit is reset by following condition: Power-up and upon completion of the Write Status Register, Write Extended Address Register (WEAR), Write Nonvolatile/Volatile configure register, Page Program, Sector Erase, Block Erase, Chip Erase, Erase/Program Security Registers and Reset commands.

Figure 17 Write Disable Sequence Diagram (SPI)





Figure 18 Write Disable Sequence Diagram (QPI)



Uniform Sector Standard and Quad Serial Flash

GD25LB256E

8.5 Write Enable for Volatile Status Register (50H)

The non-volatile Status Register bits can also be written to as volatile bits. This gives more flexibility to change the system configuration and memory protection schemes quickly without waiting for the typical non-volatile bit write cycles or affecting the endurance of the Status Register non-volatile bits. The Write Enable for Volatile Status Register command must be issued prior to a Write Status Register command, and any other commands cannot be inserted between them. Otherwise, Write Enable for Volatile Status Register will be cleared. The Write Enable for Volatile Status Register command will not set the Write Enable Latch bit, it is only valid for the Write Status Register command to change the volatile Status Register bit values.

Figure 19 Write Enable for Volatile Status Register Sequence Diagram (SPI)





Figure 20 Write Enable for Volatile Status Register Sequence Diagram (QPI)



8.6 Write Status Register (WRSR) (01H)

The Write Status Register (WRSR) command allows new values to be written to the Status Register. Before it can be accepted, a Write Enable (WREN) command must previously have been executed. After the Write Enable (WREN) command has been decoded and executed, the device sets the Write Enable Latch (WEL).

CS# must be driven high after the eighth of the data Byte has been latched in. Otherwise, the Write Status Register (WRSR) command is not executed. As soon as CS# is driven high, the self-timed Write Status Register cycle (whose duration is tW) is initiated. While the Write Status Register cycle is in progress, the Status Register may still be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Write Status Register cycle, and is 0 when it is completed. When the cycle is completed, the Write Enable Latch (WEL) is reset.

The Write Status Register (WRSR) command allows the user to change the values of the Block Protect (BP4, BP3, BP2, BP1, and BP0) bits, to define the size of the area that is to be treated as read-only. The Write Status Register (WRSR) command also allows the user to set or reset the Status Register Protect (SRP0) bit in accordance with the Write Protect (WP#) signal. The Status Register Protect (SRP1 and SRP0) bits and Write Protect (WP#) signal allow the device to be put in the Hardware Protected Mode. The Write Status Register (WRSR) command is not executed once the Hardware Protected Mode is entered.

Uniform Sector Standard and Quad Serial Flash

GD25LB256E

CS#

0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

SCLK

Command

Command


Status Register In

High-Z

MSB

Figure 21 Write Status Register Sequence Diagram (SPI)

Figure 22 Write Status Register Sequence Diagram (QPI)




8.7 Write Extended Address Register (C5H)

The Extended Address Register is a volatile register that stores the 4th Byte address (A31-A24) when the device is operating in the 3-Byte Address Mode (ADS=0). To write the Extended Address Register bits, a Write Enable (06h) instruction must previously have been executed for the device to accept the Write Extended Address Register instruction (Status Register bit WEL must equal 1). Once write enabled, the instruction is entered by driving CS# low, sending the instruction code "C5H", and then writing the Extended Address Register data Byte.

Upon power up or the execution of a Software/Hardware Reset, the Extended Address Register bit values will be cleared to 0.

The Extended Address Bit is only effective when the device is in the 3-Byte Address Mode. When the device operates in the 4-Byte Address Mode (ADS=1), any command with address input of A31-A24 will replace the Extended Address Register values. It is recommended to check and update the Extended Address Register if necessary when the device is switched from 4-Byte to 3-Byte Address Mode.

Figure 23 Write Extended Address Register Sequence Diagram (SPI)




GD25LB256E

Figure 24 Write Extended Address Register Sequence Diagram (QPI)

8.8 Write Nonvolatile/Volatile Configuration Register (B1H/81H)


The Write Nonvolatile/Volatile Configuration Register command allows new values to be written to the Nonvolatile/Volatile Configuration Register. Before it can be accepted, a Write Enable (WREN) command must previously have been executed. After the Write Enable (WREN) command has been decoded and executed, the device sets the Write Enable Latch (WEL). CS# must be driven high after the data Byte has been latched in. If not, the Write Configuration Register command is not executed. As soon as CS# is driven high, the self-timed Write Configuration Register cycle (whose duration is tW for B1H) is initiated. The Write In Progress (WIP) bit is 1 during the self-timed Write Configuration Register cycle, and is 0 when it is completed. When the cycle is completed, the Write Enable Latch (WEL) is reset.

Figure 25 Write Nonvolatile/Volatile Configuration Register Sequence Diagram (SPI)



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

Figure 26 Write Nonvolatile/Volatile Configuration Register Sequence Diagram (QPI)



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

8.9 Read Status Register (05H)

The Read Status Register command is for reading the Status Register. The Status Register may be read at any time, even while a Program, Erase or Write Status Register cycle is in progress. When one of these cycles is in progress, it is recommended to check the Write in Progress (WIP) bit before sending a new command to the device. It is also possible to read the Status Register continuously. For command code "05H", the SO will output Status Register bits S7~SO. In QPI mode, 8 dummy clocks is required between the command and data when the clock frequency is higher than 104MHz.






Figure 28 Read Status Register Sequence Diagram (QPI, fsclk≤104MHz)






Figure 29 Read Status Register Sequence Diagram (QPI, fsclk > 104MHz)



8.10 Read Flag Status Register (70H)

The Read Flag Status Register command is for reading the Flag Status Register. The Flag Status Register may be read at any time, even while a Program, Erase or Write Status Register cycle is in progress. When one of these cycles is in progress, it is also possible to read the Flag Status Register continuously. In QPI mode, 8 dummy clocks is required between the command and data when the clock frequency is higher than 104MHz.

Figure 30 Read Flag Status Register Sequence Diagram (SPI)



Uniform Sector Standard and Quad Serial Flash

GD25LB256E

Figure 31 Read Flag Status Register Sequence Diagram (QPI, f_{SCLK}≤104MHz)





Figure 32 Read Flag Status Register Sequence Diagram (QPI, f_{SCLK} > 104MHz)




8.11 Read Nonvolatile/Volatile Configuration Register (B5H/85H)

The Read Nonvolatile/Volatile Configuration Register command is for reading the Nonvolatile/Volatile Configuration Registers. It is followed by a 3-Byte address (A23-A0) or a 4-Byte address (A31-A0) and a dummy Byte, and each bit is latched-in on the rising edge of SCLK. Then the Configuration Register, at that address, is shifted out on SO, and each bit is shifted out, at a Max frequency fc, on the falling edge of SCLK. Read Nonvolatile/Volatile Configuration Register command, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.

Figure 33 Read Configuration Registers Sequence Diagram (SPI)

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

Figure 34 Read Configuration Registers Sequence (QPI)



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

8.12 Read Extended Address Register (C8H)

The Read Extended Address Register instruction is entered by driving CS# low and shifting the instruction code "C8H" into the SI pin on the rising edge of SCLK. The Extended Address Register bits are then shifted out on the SO pin at the falling edge of SCLK with most significant bit (MSB) first. In QPI mode, 8 dummy clocks is required between the command and data when the clock frequency is higher than 104MHz.

When the device is in the 4-Byte Address Mode, the value of the address bits is ignored.

Figure 35 Read Extended Address Register Sequence Diagram (SPI)




Figure 36 Read Extended Address Register Sequence Diagram (QPI, fsclk≤104MHz)





Figure 37 Read Extended Address Register Sequence Diagram (QPI, f_{SCLK} > 104MHz)



8.13 Read Data Bytes (03H/13H)

The Read Data Bytes (READ) command is followed by a 3-Byte address (A23-A0) or a 4-Byte address (A31-A0), and each bit is latched-in on the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, and each bit is shifted out, at a Max frequency fR, on the falling edge of SCLK. The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shifted out. The whole memory can, therefore, be read with a single Read Data Bytes (READ) command. Any Read Data Bytes (READ) command, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.




Figure 38 Read Data Bytes Sequence Diagram

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

8.14 Read Data Bytes at Higher Speed (0BH/0CH)

The Read Data Bytes at Higher Speed (Fast Read) command is for quickly reading data out. It is followed by a 3-Byte address (A23-A0) or a 4-Byte address (A31-A0) and dummy clocks, and each bit is latched-in on the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, and each bit is shifted out, at a Max frequency f_C, on the falling edge of SCLK. The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shifted out.




Figure 39 Read Data Bytes at Higher Speed Sequence Diagram (SPI)

IO[3:0]

Uniform Sector Standard and Quad Serial Flash

GD25LB256E

Data out

Data out

CS#

O 1 2 3 4 5 6 7 8 13 14 15

SCLK

COmmand→ Address → dummy → Byte 1 → Byte 2

Addr

Addr.XAddr.XAddr.

Figure 40 Read Data Bytes at Higher Speed Sequence Diagram (QPI)

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

8.15 Quad Output Fast Read (6BH/6CH)

Addr.

Addr.

0BH

The Quad Output Fast Read command is followed by 3-Byte address (A23-A0) or a 4-Byte address (A31-A0) and dummy clocks, and each bit is latched in on the rising edge of SCLK, then the memory contents are shifted out 4-bit per clock cycle from IO3, IO2, IO1 and IO0. The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shifted out.




Figure 41 Quad Output Fast Read Sequence Diagram (SPI)

GD25LB256E

CS# 0 2 3 5 6 7 8 13 14 15 **SCLK K**Command→ Address dummy Byte Byte 2 IO[3:0] 6BH Addr.XAddr.XAddr.XAddr.> Addr. Addr Data out Data out

Figure 42 Quad Output Fast Read Sequence Diagram (QPI)

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

8.16 Quad I/O Fast Read (EBH/ECH)

The Quad I/O Fast Read command is similar to the Quad Output Fast Read command but with the capability to input the 3-Byte address (A23-0) or a 4-Byte address (A31-A0) and a "Continuous Read Mode" Byte and dummy clocks. 4-bit per clock is transferred by IO0, IO1, IO2, IO3, and each bit is latched in on the rising edge of SCLK, then the memory contents are shifted out 4-bit per clock cycle from IO0, IO1, IO2, IO3. The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shifted out.

Quad I/O Fast Read with "Continuous Read Mode"

The Quad I/O Fast Read command can further reduce command overhead through setting the "Continuous Read Mode" bits (M7-0) after the input 3-Byte address (A23-A0) or 4-Byte address (A31-A0). If the "Continuous Read Mode" bits (M5-4) = (1, 0), then the next Quad I/O Fast Read command (after CS# is raised and then lowered) does not require the EBH/ECH command code. If the "Continuous Read Mode" bits (M5-4) do not equal to (1, 0), the next command requires the command code, thus returning to normal operation. The only way to quit the Quad I/O Continuous Read Mode" is to set the "Continuous Read Mode" bits (M5-4) not equal to (1, 0).





Figure 43 Quad I/O Fast Read Sequence Diagram (SPI, M5-4≠ (1, 0))


GD25LB256E

Figure 44 Quad I/O Fast Read Sequence Diagram (QPI, M5-4≠ (1, 0))



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

Figure 45 Quad I/O Fast Read Sequence Diagram (QPI, M5-4= (1, 0))



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

Quad I/O Fast Read with "16/32/64-Byte Wrap Around"

The Quad I/O Fast Read command can be used to access a specific portion within a page by issuing Wrap configuration register Byte prior to EBH/ECH. The data being accessed can be limited to either a 16/32/64-Byte section of a 256-Byte page. The output data starts at the initial address specified in the command, once it reaches the ending boundary of the 16/32/64-Byte section, the output will wrap around the beginning boundary automatically until CS# is pulled high to terminate the command.

The Burst with Wrap feature allows applications that use cache to quickly fetch a critical address and then fill the cache afterwards within a fixed length (16/32/64-Byte) of data without issuing multiple read commands.

8.17 Quad I/O DTR Read (EDH/EEH)

The Quad I/O DTR Read instruction enables Double Transfer Rate throughput on quad I/O of Serial Flash in read mode. The address (interleave on 4 I/O pins) is latched on both rising and falling edge of SCLK, and data (interleave on 4 I/O pins) shift out on both rising and falling edge of SCLK. The 8-bit address can be latched-in at one clock, and 8-bit data can be read out at one clock, which means four bits at rising edge of clock, the other four bits at falling edge of clock. The first address Byte can be at any location. The address is automatically increased to the next higher address after each Byte data is shifted out, so the whole memory can be read out at a single Quad I/O DTR Read command. The address counter rolls over to 0 when the highest address has been reached.

While Program/Erase/Write Status Register cycle is in progress, Quad I/O DTR Read command is rejected without any impact on the Program/Erase/Write Status Register current cycle.




Figure 46. DTR Quad I/O Fast Read Sequence Diagram (SPI, M5-4 ≠ (1, 0))

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.




Figure 47. DTR Quad I/O Fast Read Sequence Diagram (QPI, M5-4 ≠ (1, 0))

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

Quad I/O DTR Read with "Continuous Read Mode"

The Quad I/O DTR Read command can further reduce command overhead through setting the "Continuous Read Mode" bits (M7-0) after the input address. If the "Continuous Read Mode" bits (M5-4) = (1, 0), then the next Quad I/O DTR Read command (after CS# is raised and then lowered) does not require the EDH/EEH command code. If the "Continuous Read Mode" bits (M5-4) do not equal to (1, 0), the next command requires the first EDH/EEH command code, thus returning to normal operation. The only way to quit the Quad I/O DTR Continuous Read Mode" is to set the "Continuous Read Mode" bits (M5-4) not equal to (1, 0).

Figure 48. DTR Quad I/O Fast Read Sequence Diagram (M5-4 = (1, 0))

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

Quad I/O DTR Fast Read with "16/32/64-Byte Wrap Around"

The Quad I/O DTR Fast Read command can be used to access a specific portion within a page by issuing Wrap configuration register Byte prior to EDH/EEH. The data being accessed can be limited to either a 16/32/64-Byte section of

GD25LB256E

a 256-Byte page. The output data starts at the initial address specified in the command, once it reaches the ending boundary of the 16/32/64-Byte section, the output will wrap around the beginning boundary automatically until CS# is pulled high to terminate the command.

The Burst with Wrap feature allows applications that use cache to quickly fetch a critical address and then fill the cache afterwards within a fixed length (16/32/64-Byte) of data without issuing multiple read commands.

8.18 Page Program (PP) (02H/12H)

The Page Program (PP) command is for programming the memory. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Page Program command.

The Page Program (PP) command is entered by driving CS# Low, followed by the command code, three or four address Bytes and at least one data Byte on SI. If the 8 least significant address bits (A7-A0) are not all zero, all transmitted data that goes beyond the end of the current page are programmed from the start address of the same page (from the address whose 8 least significant bits (A7-A0) are all zero). CS# must be driven low for the entire duration of the sequence. The Page Program command sequence: CS# goes low \rightarrow sending Page Program command \rightarrow 3-Byte address or 4-Byte address on SI \rightarrow at least 1 Byte data on SI \rightarrow CS# goes high. If more than 256 Bytes are sent to the device, previously latched data are discarded and the last 256 data Bytes are guaranteed to be programmed correctly within the same page. If less than 256 data Bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other Bytes of the same page. CS# must be driven high after the eighth bit of the last data Byte has been latched in; otherwise the Page Program (PP) command is not executed.

As soon as CS# is driven high, the self-timed Page Program cycle (whose duration is tpp) is initiated. While the Page Program cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Page Program (PP) command applied to a page which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) is not executed.






Figure 49 Page Program Sequence Diagram (SPI)

GD25LB256E





Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

8.19 Quad Page Program (32H/34H)

The Quad Page Program command is for programming the memory using four pins: IO0, IO1, IO2, and IO3. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Page Program command. The quad Page Program command is entered by driving CS# Low, followed by the command code (32H/34H), three or four address Bytes and at least one data Byte on IO pins.

If more than 256 Bytes are sent to the device, previously latched data are discarded and the last 256 data Bytes are guaranteed to be programmed correctly within the same page. If less than 256 data Bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other Bytes of the same page. CS# must be driven high after the eighth bit of the last data Byte has been latched in; otherwise the Quad Page Program (PP) command is not executed.

As soon as CS# is driven high, the self-timed Quad Page Program cycle (whose duration is t_{PP}) is initiated. While the Quad Page Program cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Quad Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Quad Page Program command applied to a page which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) is not executed.




Figure 51 Quad Page Program Sequence Diagram (SPI)

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

CS# 517 0 8 9 10 11 518 519 **SCLK** Byte Command→ Address Byte 1 Byte 2-Data out IO[3:0] 32H Addr. Data out Data out

Figure 52 Quad Page Program Sequence Diagram (QPI)

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

8.20 Extend Quad Page Program (C2H/3EH)

The Extend Quad Page Program command is for programming the memory using four pins: IO0, IO1, IO2, and IO3. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Page Program command. The extend quad Page Program command is entered by driving CS# Low, followed by the command code (C2H/3EH), three or four address Bytes and at least one data Byte on IO pins.

If more than 256 Bytes are sent to the device, previously latched data are discarded and the last 256 data Bytes are guaranteed to be programmed correctly within the same page. If less than 256 data Bytes are sent to device, they are

GD25LB256E

correctly programmed at the requested addresses without having any effects on the other Bytes of the same page. CS# must be driven high after the eighth bit of the last data Byte has been latched in; otherwise the Extend Quad Page Program (EPP) command is not executed.

As soon as CS# is driven high, the self-timed Extend Quad Page Program cycle (whose duration is tPP) is initiated. While the Extend Quad Page Program cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Extend Quad Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. An Extend Quad Page Program command applied to a page which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) is not executed.




Figure 53 Extend Quad Page Program Sequence Diagram (SPI)

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.




Figure 54 Extend Quad Page Program Sequence Diagram (QPI)

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

8.21 Sector Erase (SE) (20H/21H)

The Sector Erase (SE) command is erased the all data of the chosen sector. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The Sector Erase (SE) command is entered by driving CS# low, followed by the command code, and 3- Byte address or 4-Byte address on SI. Any address inside the sector is a valid address for the Sector Erase (SE) command. CS# must be driven low for the entire duration of the sequence. The Sector Erase command sequence: CS# goes low \rightarrow sending Sector Erase command \rightarrow 3-Byte address or 4-Byte address on SI \rightarrow CS# goes high. CS# must be driven high after the eighth bit of the last address Byte has been latched in; otherwise the Sector Erase (SE) command is not executed. As soon as CS# is driven high, the self-timed Sector Erase cycle (whose duration is t_{SE}) is initiated. While the Sector Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Sector Erase

cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A Sector Erase (SE) command applied to a sector which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) bits is not executed.

CS# 8 29 30 31 **SCLK** 24 Bits Address SI 20H

Figure 55 Sector Erase Sequence Diagram (SPI)

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.





Figure 56 Sector Erase Sequence Diagram (QPI)

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

8.22 32KB Block Erase (BE32) (52H/5CH)

The 32KB Block Erase command is erased the all data of the chosen block. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The 32KB Block Erase (BE) command is entered by driving CS# low, followed by the command code, and 3-Byte address or 4-Byte address on SI. Any address inside the block is a valid address for the 32KB Block Erase command. CS# must be driven low for the entire duration of the sequence. The 32KB Block Erase command sequence: CS# goes low → sending 32KB Block Erase command → 3-Byte address or 4-Byte address on SI → CS# goes high. CS# must be driven high after the eighth bit of the last address Byte has been latched in; otherwise the 32KB Block Erase command is not executed. As soon as CS# is driven high, the self-timed Block Erase cycle (whose duration is tBE1) is initiated. While the Block Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Block Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A 32KB Block Erase command applied to a block which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) bits is not executed.

Figure 57 32KB Block Erase Sequence Diagram (SPI) CS#



GD25LB256E

CS# 0 2 5 6 7 **SCLK** Command→ IO[3:0] 52H Addr. Addr. Addr. Addr. Addr. Addr

Figure 58 32KB Block Erase Sequence Diagram (QPI)


Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

8.23 64KB Block Erase (BE) (D8H/DCH)

The 64KB Block Erase command is erased the all data of the chosen block. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The 64KB Block Erase command is entered by driving CS# low, followed by the command code, and 3-Byte address or 4-Byte address on SI. Any address inside the block is a valid address for the 64KB Block Erase command. CS# must be driven low for the entire duration of the sequence.


The 64KB Block Erase command sequence: CS# goes low \rightarrow sending 64KB Block Erase command \rightarrow 3-Byte address or 4-Byte address on SI \rightarrow CS# goes high. CS# must be driven high after the eighth bit of the last address Byte has been latched in; otherwise the 64KB Block Erase command is not executed. As soon as CS# is driven high, the self-timed Block Erase cycle (whose duration is t_{BE2}) is initiated. While the Block Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Block Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A 64KB Block Erase command applied to a block which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) bits is not executed.

Figure 59 64KB Block Erase Sequence Diagram (SPI)



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

Figure 60 64KB Block Erase Sequence Diagram (QPI)



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

8.24 Chip Erase (CE) (60H/C7H)

The Chip Erase (CE) command is erased the all data of the chip. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit .The Chip Erase (CE) command is entered by driving CS# Low, followed by the command code on Serial Data Input (SI). CS# must be driven Low for the entire duration of the sequence.

GD25LB256E

The Chip Erase command sequence: CS# goes low \rightarrow sending Chip Erase command \rightarrow CS# goes high. CS# must be driven high after the eighth bit of the command code has been latched in; otherwise the Chip Erase command is not executed. As soon as CS# is driven high, the self-timed Chip Erase cycle (whose duration is t_{CE}) is initiated. While the Chip Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Chip Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. The Chip Erase (CE) command is executed if the Block Protect (BP2, BP1, and BP0) bits are 0 The Chip Erase (CE) command is ignored if one or more sectors are protected.

Figure 61 Chip Erase Sequence Diagram (SPI)






Figure 62 Chip Erase Sequence Diagram (QPI)



8.25 Enable QPI (38H)

The device support both Standard/Quad SPI and QPI mode. The "Enable QPI (38H)" command can switch the device from SPI mode to QPI mode. In order to switch the device to QPI mode, "Enable QPI (38H)" command must be issued. When the device is switched from SPI mode to QPI mode, the existing Write Enable Latch and Program/Erase Suspend status, and the Wrap Length setting will remain unchanged.

Figure 63 Enable QPI mode command Sequence Diagram




8.26 Disable QPI (FFH)

To exit the QPI mode and return to Standard/Quad SPI mode, the "Disable QPI (FFH)" command must be issued. When the device is switched from QPI mode to SPI mode, the existing Write Enable Latch and Program/Erase Suspend status, and the Wrap Length setting will remain unchanged.

GD25LB256E

Figure 64 Disable QPI mode command Sequence Diagram



8.27 Deep Power-Down (DP) (B9H)

Executing the Deep Power-Down (DP) command is the only way to put the device in the lowest consumption mode (the Deep Power-Down Mode). It can also be used as an extra software protection mechanism, while the device is not in active use, since in this mode, the device ignores all Write, Program and Erase commands. Driving CS# high deselects the device, and puts the device in the Standby Mode (if there is no internal cycle currently in progress). But this mode is not the Deep Power-Down Mode. The Deep Power-Down Mode can only be entered by executing the Deep Power-Down (DP) command. Once the device has entered the Deep Power-Down Mode, all commands are ignored except the Release from Deep Power-Down (ABH) or Enable Reset (66H) and Reset (99H) commands. These commands can release the device from this mode. The Release from Deep Power-Down command releases the device from deep power down mode.

The Deep Power-Down Mode automatically stops at Power-Down, and the device is in the Standby Mode after Power-Up. The Deep Power-Down command sequence: CS# goes low \rightarrow sending Deep Power-Down command \rightarrow CS# goes high. CS# must be driven high after the eighth bit of the command code has been latched in; otherwise the Deep Power-Down (DP) command is not executed. As soon as CS# is driven high, it requires a delay of t_{DP} before the supply current is reduced to l_{CC2} and the Deep Power-Down Mode is entered. Any Deep Power-Down (DP) command, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.

Figure 65 Deep Power-Down Sequence Diagram (SPI)





Figure 66 Deep Power-Down Sequence Diagram (QPI)



8.28 Release from Deep Power-Down (ABH)

To release the device from the Power-Down state, the command is issued by driving the CS# pin low, shifting the instruction code "ABH" and driving CS# high. Release from Power-Down will take the time duration of tress (See AC Characteristics) before the device will resume normal operation and other command are accepted. The CS# pin must

remain high during the tRES1 time duration.

When used to release the device from the Power-Down state, the command is the same as previously described, After this time duration the device will resume normal operation and other command will be accepted. If the Release from Power-Down command is issued while an Erase, Program or Write cycle is in process (when WIP equal 1) the command is ignored and will not have any effects on the current cycle.

CS#

O 1 2 3 4 5 6 7

SCLK


Command

Deep Power-down mode

Stand-by mode

Figure 67 Release Power-Down Sequence Diagram (SPI)





8.29 Read Unique ID (4BH)

The Read Unique ID command accesses a factory-set read-only 128bit number that is unique to each device. The Unique ID can be used in conjunction with user software methods to help prevent copying or cloning of a system.

The Read Unique ID command sequence: CS# goes low \rightarrow sending Read Unique ID command \rightarrow 3-Byte (000000H) or 4-Byte (0000000H) Address \rightarrow 1 Byte Dummy \rightarrow 128bit Unique ID Out \rightarrow CS# goes high.





Figure 69 Read Unique ID Sequence Diagram (SPI)

GD25LB256E



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

8.30 Read Identification (RDID) (9FH/9EH)

The Read Identification (RDID) command allows the 8-bit manufacturer identification to be read, followed by three Bytes of device identification. The device identification indicates the memory type in the first Byte, and the memory capacity of the device in the second Byte. The Read Identification (RDID) command while an Erase or Program cycle is in progress, is not decoded, and has no effect on the cycle that is in progress. The Read Identification (RDID) command should not be issued while the device is in Deep Power-Down Mode.

The device is first selected by driving CS# low. Then, the 8-bit command code for the command is shifted in. This is followed by the 32-bit device identification, stored in the memory. Each bit is shifted out on the falling edge of Serial Clock. The Read Identification (RDID) command is terminated by driving CS# high at any time during data output. When CS# is driven high, the device is in the Standby Mode. Once in the Standby Mode, the device waits to be selected, so that it can receive, decode and execute commands. In QPI mode, 8 dummy clocks is required between the command and data when the clock frequency is higher than 104MHz.




Figure 71 Read Identification ID Sequence Diagram (SPI)

GD25LB256E

Figure 72 Read Identification ID Sequence Diagram (QPI, f_{SCLK}≤104MHz)






Figure 73 Read Identification ID Sequence Diagram (QPI, fsclk > 104MHz)




8.31 Program/Erase Suspend (PES) (75H)


The Program/Erase Suspend command "75H", allows the system to interrupt a page program or sector/block erase operation and then read data from any other sector or block. The Write Register command (01H, B1H) and Erase/Program Security Registers command (44H, 42H) and Erase commands (20H/21H, 52H/5CH, D8H/DCH, C7H, 60H) and Page Program command (02H/12H, 32H/34H, C2H/3EH) are not allowed during Program suspend. The Write Register command (01H, B1H) and Erase Security Registers command (44H) and Erase commands (20H/21H, 52H/5CH, D8H/DCH, C7H, 60H) are not allowed during Erase suspend. Program/Erase Suspend is valid only during the page program or sector/block erase operation. A maximum of time of "tsus" (See AC Characteristics) is required to suspend the program/erase operation. The Program/Erase Suspend command will be accepted by the device only if the SUS1/SUS2 bit in the Flag Status Register equal to 0 and WIP bit equal to 1 while a Page Program or a Sector or Block Erase operation is on-going. If the SUS1/SUS2 bit equal to 1 or WIP bit equal to 0, the Suspend command will be ignored by the device. The WIP bit will be cleared from 1 to 0 within "tsus" and the SUS1/SUS2 bit will be set from 0 to 1 immediately after Program/Erase Suspend. A power-off during the suspend period will reset the device and release the suspend state.

Figure 74 Program/Erase Suspend Sequence Diagram (SPI)



GD25LB256E





8.32 Program/Erase Resume (PER) (7AH)

The Program/Erase Resume command must be written to resume the program or sector/block erase operation after a Program/Erase Suspend command. The Program/Erase Resume command will be accepted by the device only if the SUS1/SUS2 bit equal to 1 and the WIP bit equal to 0. After issued the SUS1/SUS2 bit in the status register will be cleared from 1 to 0 immediately, the WIP bit will be set from 0 to 1 within 200ns and the Sector or Block will complete the erase operation or the page will complete the program operation. The Program/Erase Resume command will be ignored unless a Program/Erase Suspend is active.

Figure 76 Program/Erase Resume Sequence Diagram





Figure 77 Program/Erase Resume Sequence Diagram (QPI)



8.33 Erase Security Registers (44H)

The GD25LB256E provides 4K-Byte Security Registers which can be erased and programmed individually. These registers may be used by the system manufacturers to store security and other important information separately from the main memory array.

The Erase Security Registers command is similar to Sector/Block Erase command. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit.

The Erase Security Registers command sequence: CS# goes low \rightarrow sending Erase Security Registers command \rightarrow CS# goes high. CS# must be driven high after the eighth bit of the last address Byte has been latched in; otherwise the Erase Security Registers command is not executed. As soon as CS# is driven high, the self-timed Erase Security Registers cycle (whose duration is t_{SE}) is initiated. While the Erase Security Registers cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Erase Security




GD25LB256E

Registers cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. The Security Registers Lock Bit in the Configuration Register can be used to OTP protect the security registers. Once the bit is set to 1, the Security Registers will be permanently locked; the Erase Security Registers command will be ignored.


Address	A23-16	A15-12	A11-0
Security Register	00H	0000	Don't care

Figure 78 Erase Security Registers command Sequence Diagram (SPI)



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

Figure 79 Erase Security Registers command Sequence Diagram (QPI)



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

8.34 Program Security Registers (42H)

The Program Security Registers command is similar to the Page Program command. The security register contains 16 pages content. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Program Security Registers command. The Program Security Registers command is entered by driving CS# Low, followed by the command code (42H), three address Bytes and at least one data Byte on SI. As soon as CS# is driven high, the self-timed Program Security Registers cycle (whose duration is tPP) is initiated. While the Program Security Registers cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Program Security Registers cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

If the Security Registers Lock Bit is set to 1, the Security Registers will be permanently locked. Program Security Registers command will be ignored.

Address	A23-16	A15-12	A11-8	A7-0
Security Register	00H	0000	Page Address	Byte Address

GD25LB256E




Figure 80 Program Security Registers command Sequence Diagram (SPI)

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.




Figure 81 Program Security Registers command Sequence Diagram (QPI)

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

8.35 Read Security Registers (48H)


The Read Security Registers command is similar to Fast Read command. The command is followed by a 3-Byte or 4-Byte address (A23-A0 or A31-A0) and a dummy Byte, and each bit is latched-in on the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, and each bit is shifted out, at a Max frequency fc, on the falling edge of SCLK. The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shifted out. Once the A11-A0 address reaches the last Byte of the register (Byte FFFH), it will reset to 000H, the command is completed by driving CS# high.

Address	A23-16	A15-12	A11-8	A7-0
Security Register	00H	0000	Page Address	Byte Address

GD25LB256E-Rev1.9 56 April 2022



GD25LB256E



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

CS# 0 3 5 6 8 23 24 25 **SCLK** Command→ Address dummy Byte 1-Byte 2 IO[3:0] 48H Addr.) XAddr.XAddr.XAddr.XAddr. Data out Data out

Figure 83 Read Security Registers command Sequence Diagram (QPI)

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

8.36 Individual Block/Sector Lock (36H)/Unlock (39H)/Read (3DH)


The individual block/sector lock provides an alternative way to protect the memory array from adverse Erase/Program. In order to use the Individual Block/Sector Locks, the WPS bit in Configuration Register bit 2 at address 04h must be set to 0. If WPS=1, the write protection will be determined by the combination of BP (4:0) bits in the Status Register.

The individual Block/Sector Lock command (36H) sequence: CS# goes low \rightarrow SI: Sending individual Block/Sector Lock command \rightarrow SI: Sending 3-Byte or 4-Byte individual Block/Sector Lock Address \rightarrow CS# goes high.

The individual Block/Sector Unlock command (39H) sequence: CS# goes low →SI: Sending individual Block/Sector Unlock command → SI: Sending 3-Byte or 4-Byte individual Block/Sector Lock Address → CS# goes high.


The Read individual Block/Sector lock command (3DH) sequence: CS# goes low \rightarrow SI: Sending Read individual Block/Sector Lock command \rightarrow SI: Sending 3-Byte or 4-Byte individual Block/Sector Lock Address \rightarrow SO: The Block/Sector Lock Bit will out \rightarrow CS# goes high. If the least significant bit (LSB) is1, the corresponding block/sector is locked, if the LSB is 0, the corresponding block/sector is unlocked, Erase/Program operation can be performed.

Figure 84 Individual Block/Sector Lock command Sequence Diagram (SPI)




Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

Figure 85 Individual Block/Sector Lock command Sequence Diagram (QPI)




Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

Figure 86 Individual Block/Sector Unlock command Sequence Diagram (SPI)




Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

Figure 87 Individual Block/Sector Unlock command Sequence Diagram (QPI)




Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

Figure 88 Read Individual Block/Sector lock command Sequence Diagram (SPI)



GD25LB256E

Figure 89 Read Individual Block/Sector lock command Sequence Diagram (QPI)



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

Global Block/Sector Lock (7EH) or Unlock (98H)

All Block/Sector Lock bits can be set to 1 by the Global Block/Sector Lock command, or can set to 0 by the Global Block/Sector Unlock command.

The Global Block/Sector Lock command (7EH) sequence: CS# goes low →SI: Sending Global Block/Sector Lock command→ CS# goes high.

The Global Block/Sector Unlock command (98H) sequence: CS# goes low →SI: Sending Global Block/Sector Unlock command→ CS# goes high.

Figure 90 Global Block/Sector Lock Sequence Diagram (SPI)




Figure 91 Global Block/Sector Lock Sequence Diagram (QPI)






Figure 92 Global Block/Sector Unlock Sequence Diagram (SPI)



GD25LB256E

Figure 93 Global Block/Sector Unlock Sequence Diagram (QPI)



8.38 Enable Reset (66H) and Reset (99H)

If the Reset command is accepted, any on-going internal operation (except in Continuous Read Mode) will be terminated and the device will return to its default power-on state and lose all the current volatile settings, such as Volatile Status Register bits, Write Enable Latch status (WEL), Program/Erase Suspend status, Read Parameter setting (P7-P0), Deep Power Down Mode, Continuous Read Mode bit setting (M7-M0).

When Flash is in QPI Mode or Continuous Read Mode (XIP), 66H&99H cannot reset Flash to power-on state. Therefore, it is recommended to send the following sequence to reset Flash in these modes:

- 1. 8CLK with IO<3:0>= all "H" or all "L": ensure Flash guit XIP mode
- 2. QPI format 66H/99H: ensure Flash in QPI mode can be reset
- 3. SPI format 66H/99H: ensure Flash in SPI mode can be reset

The "Enable Reset (66H)" and the "Reset (99H)" commands can be issued in either SPI or QPI mode. The "Reset (99H)" command sequence as follow: CS# goes low → Sending Enable Reset command → CS# goes high → CS# goes low → Sending Reset command → CS# goes high. Once the Reset command is accepted by the device, the device will take approximately tRST / tRST_E to reset. During this period, no command will be accepted. Data corruption may happen if there is an on-going or suspended internal Erase or Program operation when Reset command sequence is accepted by the device. It is recommended to check the WIP bit and the SUS1/SUS2 bits in Flag Status Register before issuing the Reset command sequence.

Figure 94 Enable Reset and Reset command Sequence Diagram (SPI)





Figure 95 Enable Reset and Reset command Sequence Diagram (QPI)



8.39 Read Serial Flash Discoverable Parameter (5AH)

The Serial Flash Discoverable Parameter (SFDP) standard provides a consistent method of describing the functional and

GD25LB256E

feature capabilities of serial flash devices in a standard set of internal parameter tables. These parameter tables can be interrogated by host system software to enable adjustments needed to accommodate divergent features from multiple vendors. The concept is similar to the one found in the Introduction of JEDEC Standard, JESD68 on CFI. SFDP is a standard of JEDEC Standard No.216B.

Figure 96 Read Serial Flash Discoverable Parameter command Sequence Diagram (SPI)




Figure 97 Read Serial Flash Discoverable Parameter command Sequence Diagram (QPI)




Table 17 Signature and Parameter Identification Data Values (Please contact GigaDevice for details)

9 ELECTRICAL CHARACTERISTICS

9.1 Power-On Timing

Figure 98 Power-on Timing




Table 18 Power-Up Timing and Write Inhibit Threshold

Symbol	Parameter	Min.	Max.	Unit
tVSL	VCC (min.) to device operation	1.5		ms
VWI	Write Inhibit Voltage	1	1.4	V

9.2 Initial Delivery State


The device is delivered with the memory array erased: all bits are set to 1 (each Byte contains FFH). The Status Register contains 00H (all Status Register bits are 0).

9.3 Absolute Maximum Ratings

Parameter	Value	Unit
Ambient Operating Temperature (T _A)	-40 to 85	$^{\circ}$
	-40 to 105	
	-40 to 125	
Storage Temperature	-65 to 150	$^{\circ}$
Transient Input/Output Voltage (note: overshoot)	-2.0 to VCC+2.0	V
Applied Input/Output Voltage	-0.6 to VCC+0.4	V
VCC	-0.6 to 2.5	V

Figure 99. Input Test Waveform and Measurement Level


Maximum Negative Overshoot Waveform Vss-2.0V -----20ns



9.4 Capacitance Measurement Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions
CIN	Input Capacitance			6	pF	VIN=0V
COUT	Output Capacitance			8	pF	VOUT=0V
CL	Load Capacitance	30		pF		
	Input Rise And Fall time			5	ns	
	Input Pulse Voltage	0.1	/CC to 0.8	BVCC	V	
	Input Timing Reference Voltage	0.2VCC to 0.7VCC		V		
	Output Timing Reference Voltage		0.5VCC		V	

Figure 100. Absolute Maximum Ratings Diagram





GD25LB256E

9.5 DC Characteristics

 $(T_A = -40^{\circ}C \sim 85^{\circ}C, VCC = 1.65 \sim 2.0V)$

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit.
ILI	Input Leakage Current				±2	μΑ
ILO	Output Leakage Current				±2	μA
1	Ctorodley Cymrant	CS#=VCC,		20	140	
I _{CC1}	Standby Current	VIN=VCC or VSS		20	140	μA
1	Doop Dower Down Current	CS#=VCC,		2	20	
Icc2	Deep Power-Down Current	VIN=VCC or VSS		2	30	μA
		CLK=0.1VCC / 0.9VCC				
		at 166MHz,		18	28	mA
	Operating Current (Read)	Q=Open(x4 I/O)				
		CLK=0.1VCC / 0.9VCC				
Іссз		at 133MHz,		15	25	mA
		Q=Open(x4 I/O)				
		CLK=0.1VCC / 0.9VCC			30	
		at 104MHz DTR,		22		mA
		Q=Open(x4 I/O)				
I _{CC4}	Operating Current (PP)	CS#=VCC		12	20	mA
I _{CC5}	Operating Current (WRSR)	CS#=VCC		12	20	mA
I _{CC6}	Operating Current (SE)	CS#=VCC		12	20	mA
Icc7	Operating Current (BE)	CS#=VCC		12	20	mA
I _{CC8}	Operating Current (CE)	CS#=VCC		12	20	mA
V _{IL}	Input Low Voltage		-0.5		0.2VCC	V
V _{IH}	Input High Voltage		0.7VCC		VCC+0.4	V
Vol	Output Low Voltage	I _{OL} = 100μA			0.2	V
Vон	Output High Voltage	I _{OH} = -100μA	VCC-0.2			V

- 2. Value guaranteed by design and/or characterization, not 100% tested in production.



GD25LB256E

 $(T_A = -40^{\circ}C \sim 105^{\circ}C, VCC = 1.65 \sim 2.0V)$

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit.
I _{LI}	Input Leakage Current				±2	μΑ
I _{LO}	Output Leakage Current				±2	μA
	Otan dia Orana at	CS#=VCC,		00	200	^
Icc1	Standby Current	VIN=VCC or VSS		20	300	μA
	D D D	CS#=VCC,		0	00	
I _{CC2}	Deep Power-Down Current	VIN=VCC or VSS		2	60	μA
		CLK=0.1VCC / 0.9VCC				
		at 166MHz,		18	33	mA
	Operating Current (Read)	Q=Open(x4 I/O)				
		CLK=0.1VCC / 0.9VCC				
I _{CC3}		at 133MHz,		15	30	mA
		Q=Open(x4 I/O)				
		CLK=0.1VCC / 0.9VCC				
		at 104MHz DTR,		22	35	mA
		Q=Open(x4 I/O)				
Icc4	Operating Current (PP)	CS#=VCC		12	25	mA
Icc5	Operating Current (WRSR)	CS#=VCC		12	25	mA
Icc ₆	Operating Current (SE)	CS#=VCC		12	25	mA
Icc7	Operating Current (BE)	CS#=VCC		12	25	mA
Icc8	Operating Current (CE)	CS#=VCC		12	25	mA
VIL	Input Low Voltage		-0.5		0.2VCC	V
VIH	Input High Voltage		0.7VCC		VCC+0.4	V
Vol	Output Low Voltage	I _{OL} = 100μA			0.2	V
Vон	Output High Voltage	I _{OH} = -100μA	VCC-0.2			V

- 2. Value guaranteed by design and/or characterization, not 100% tested in production.



GD25LB256E

(T_A = -40 $^{\circ}$ C ~125 $^{\circ}$ C , VCC=1.65~2.0V)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit.
ILI	Input Leakage Current				±3	μA
I _{LO}	Output Leakage Current				±3	μA
Icc ₁	Standby Current	CS#=VCC,		20	600	
ICC1	Standby Current	VIN=VCC or VSS		20	000	μΑ
I _{CC2}	Deep Power-Down Current	CS#=VCC,		2	100	
ICC2	Deep Power-Down Current	VIN=VCC or VSS		2	100	μΑ
		CLK=0.1VCC / 0.9VCC				
		at 133MHz,		15	35	mA
I _{CC3}	Operating Current (Read)	Q=Open(x4 I/O)				
ICC3		CLK=0.1VCC / 0.9VCC				
		at 84MHz DTR,		18	35	mA
		Q=Open(x4 I/O)				
Icc4	Operating Current (PP)	CS#=VCC		12	30	mA
Icc5	Operating Current (WRSR)	CS#=VCC		12	30	mA
Icc6	Operating Current (SE)	CS#=VCC		12	30	mA
Icc7	Operating Current (BE)	CS#=VCC		12	30	mA
Icc8	Operating Current (CE)	CS#=VCC		12	30	mA
VIL	Input Low Voltage		-0.5		0.2VCC	V
VIH	Input High Voltage		0.7VCC		VCC+0.4	V
Vol	Output Low Voltage	I _{OL} = 100μA			0.2	V
V _{OH}	Output High Voltage	I _{OH} = -100μA	VCC-0.2			V

- 1. Typical value at $T_A = 25^{\circ}\text{C}$, VCC = 1.8V.
- 2. Value guaranteed by design and/or characterization, not 100% tested in production.



GD25LB256E

9.6 AC Characteristics

 $(T_A = -40^{\circ}C \sim 85^{\circ}C, VCC = 1.65 \sim 2.0V)$

Symbol	Parameter	Min.	Тур.	Max.	Unit.
	Serial Clock Frequency for: Quad Output Fast Read			400	
f _{C1}	(6BH, 6CH)			166	MHz
£	Serial Clock Frequency for all instructions except 03H,			400	N 41 1-
fc2	13H, EEH, EDH, 6BH, 6CH			133	MHz
£	Serial Clock Frequency for DTR Quad I/O Fast Read			404(4)	N 41 1-
fсз	(EEH, EDH) instructions			104 ⁽⁴⁾	MHz
f _R	Serial Clock Frequency For: Read (03H, 13H)			60	MHz
4	Social Clock High Time	45%			200
tclh	Serial Clock High Time	(1/fc _{Max})			ns
4	Serial Clock Low Time	45%			20
t _{CLL}	Serial Clock Low Time	(1/fc _{Max})			ns
t _{CLCH}	Serial Clock Rise/Fall Time (Slew Rate) (fSCLK≤50MHz)	0.1			V/ns
tchcl	Serial Clock Rise/Fall Time (Slew Rate) (fSCLK>50MHz)	0.3			V/ns
tslch	CS# Active Setup Time	4			ns
t _{CHSH}	CS# Active Hold Time	4			ns
t _{CLSH}	CS# Active Hold Time (DTR)	4			ns
tsнсн	CS# Not Active Setup Time	5			ns
t _{CHSL}	CS# Not Active Hold Time	5			ns
	CS# High Time (Read)	20			ns
t shsl	CS# High Time (Write)	40			ns
tsHQZ	Output Disable Time			8	ns
tcLQX	Output Hold Time	1.0			200
tchqx	Output Hold Time	1.8			ns
4	Data In Setup Time (STR) (fSCLK≤133MHz)	2			ns
t _{DVCH}	Data In Setup Time (STR) (fSCLK>133MHz)	1			ns
t _{DVCH}	Data In Setup Time (DTR)	1			ne
t_{DVCL}	Data in Setup Time (DTK)	1			ns
tourv	Data In Hold Time (STR) (fSCLK≤133MHz)	2			ns
tchdx	Data In Hold Time (STR) (fSCLK>133MHz)	1			ns
tchdx	Data In Hold Time (DTP)	1			ne
t _{CLDX}	Data In Hold Time (DTR)				ns
	Clock Transient To Output Valid (30pF)			8	ns
t _{CLQV}	Clock Transient To Output Valid (12pF,			6	20
t_{CHQV}	SOP16/WSON8/WLCSP)			6	ns
	Clock Transient To Output Valid (12pF, TFBGA)			5	ns
twhsl	Write Protect Setup Time Before CS# Low	20			ns
tshwL	Write Protect Hold Time After CS# High	100			ns
t _{DP}	CS# High To Deep Power-Down Mode			3	μs



GD25LB256E

t _{RES1}	CS# High To Standby Mode Without Electronic Signature Read			30	μs
tsus	CS# High To Next Command After Suspend			20	μs
t _{RS} ⁽⁵⁾	Latency Between Resume And Next Suspend	100			μs
t _{RST}	CS# High To Next Command After Reset (Except From Erase)			40	μs
t _{RST_E}	CS# High To Next Command After Reset (From Erase)			25	ms
t _W	Write Status Register Cycle Time Write Non-Volatile Configuration Register Cycle Time		2	25	ms
t _{BP1}	Byte Program Time (First Byte)		30	70	μs
t _{BP2}	Additional Byte Program Time (After First Byte)		2.5	12	μs
t _{PP}	Page Programming Time		0.3	1.2	ms
tse	Sector Erase Time		30	300	ms
t _{BE1}	Block Erase Time (32K Bytes)		0.1	1	s
t _{BE2}	Block Erase Time (64K Bytes)		0.2	2	s
t _{CE}	Chip Erase Time (GD25LB256E)		50	200	S

- 1. Typical value at $T_A = 25^{\circ}C$.
- 2. Value guaranteed by design and/or characterization, not 100% tested in production.
- 3. Time of CS# High To Next Command After Reset from 01H/B1H command would be tw + trst
- 4. For SOP16/WSON8/WLCSP package, fc3 (max.) =90MHz
- 5. Minimum timing must be observed before issuing the next suspend command, and a period equal to or longer than the minimum timing is required in order for the program or erase operation to make progress, but the operation time may exceed the maximum value.



GD25LB256E

 $(T_A = -40^{\circ}C \sim 105^{\circ}C, VCC = 1.65 \sim 2.0V)$

Symbol	Parameter	Min.	Тур.	Max.	Unit.
£	Serial Clock Frequency for: Quad Output Fast Read			400	N 41 1-
f _{C1}	(6BH, 6CH)			166	MHz
f _{C2}	Serial Clock Frequency for all instructions except 03H,			400	N 41 1-
	13H, EEH, EDH, 6BH, 6CH			133	MHz
f	Serial Clock Frequency for DTR Quad I/O Fast Read			104 ⁽⁴⁾	MHz
f _{C3}	(EEH, EDH) instructions			104(**/	IVITZ
f_{R}	Serial Clock Frequency For: Read (03H, 13H)			60	MHz
tou	Serial Clock High Time	45%			ne
tclh	Serial Clock High Time	(1/fc _{Max})			ns
tou	Serial Clock Low Time	45%			ne
tcll	Serial Clock Low Time	(1/fc _{Max})			ns
tclch	Serial Clock Rise/Fall Time (Slew Rate) (fSCLK≤50MHz)	0.1			V/ns
tchcl	Serial Clock Rise/Fall Time (Slew Rate) (fSCLK>50MHz)	0.3			V/ns
tslch	CS# Active Setup Time	4			ns
tchsh	CS# Active Hold Time	4			ns
tclsh	CS# Active Hold Time (DTR)	4			ns
tsнсн	CS# Not Active Setup Time	5			ns
tchsl	CS# Not Active Hold Time	5			ns
tarrar	CS# High Time (Read)	20			ns
t _{SHSL}	CS# High Time (Write)	40			ns
tsHQZ	Output Disable Time			8	ns
tcLQX	Output Hold Time	1.8			ne
t_{CHQX}	Output Hold Time	1.0			ns
tovou	Data In Setup Time (STR) (fSCLK≤133MHz)	2			ns
tovch	Data In Setup Time (STR) (fSCLK>133MHz)	1			ns
t_{DVCH}	Data In Setup Time (DTR)	1			ns
	Data In Hold Time (STR) (fSCLK≤133MHz)	2			ns
t _{CHDX}	Data In Hold Time (STR) (fSCLK>133MHz)	1			ns
tchdx	Deta in Hold Time (DTD)	1			
t_{CLDX}	Data In Hold Time (DTR)	1			ns
	Clock Transient To Output Valid (30pF)			8	ns
t_{CLQV}	Clock Transient To Output Valid (12pF,			6	
tchqv	SOP16/WSON8/WLCSP)			6	ns
	Clock Transient To Output Valid (12pF, TFBGA)			5	ns
twhsl	Write Protect Setup Time Before CS# Low	20			ns
tshwL	Write Protect Hold Time After CS# High	100			ns
t _{DP}	CS# High To Deep Power-Down Mode			3	μs
t _{RES1}	CS# High To Standby Mode Without Electronic Signature			30	μs



GD25LB256E

t _{sus}	CS# High To Next Command After Suspend			20	μs
t _{RS} ⁽⁵⁾	Latency Between Resume And Next Suspend	100			μs
t _{RST}	CS# High To Next Command After Reset (Except From Erase)			40	μs
t _{RST_E}	CS# High To Next Command After Reset (From Erase)			25	ms
t _W	Write Status Register Cycle Time Write Non-Volatile Configuration Register Cycle Time		2	30	ms
t _{BP1}	Byte Program Time (First Byte)		30	140	μs
t _{BP2}	Additional Byte Program Time (After First Byte)		2.5	25	μs
t _{PP}	Page Programming Time		0.3	2	ms
tse	Sector Erase Time		30	500	ms
t _{BE1}	Block Erase Time (32K Bytes)		0.1	1.6	S
t _{BE2}	Block Erase Time (64K Bytes)		0.2	3	S
tce	Chip Erase Time (GD25LB256E)		50	300	S

- 1. Typical value at $T_A = 25^{\circ}C$.
- 2. Value guaranteed by design and/or characterization, not 100% tested in production.
- 3. Time of CS# High To Next Command After Reset from 01H/B1H command would be t_W + t_{RST}
- 4. For SOP16/WSON8/WLCSP package, f_{C3} (max.) =90MHz
- 5. Minimum timing must be observed before issuing the next suspend command, and a period equal to or longer than the minimum timing is required in order for the program or erase operation to make progress, but the operation time may exceed the maximum value.



GD25LB256E

 $(T_A = -40^{\circ}C \sim 125^{\circ}C, VCC = 1.65 \sim 2.0V)$

Symbol	Parameter	Min.	Тур.	Max.	Unit.
f _{C1}	Serial Clock Frequency for: Quad Output Fast Read			100	N 41 1
	(6BH, 6CH)			133	MHz
f _{C2}	Serial Clock Frequency for all instructions except 03H,			122	N41.1-
	13H, EEH, EDH, 6BH, 6CH			133	MHz
foo	Serial Clock Frequency for DTR Quad I/O Fast Read			84	MHz
f _{C3}	(EEH, EDH) instructions			04	
f _R	Serial Clock Frequency For: Read (03H, 13H)			60	MHz
	Serial Clock High Time	45%			ns
tclh		(1/fc _{Max})			
tou	Serial Clock Low Time	45%			ns
tcll		(1/fc _{Max})			
tclch	Serial Clock Rise/Fall Time (Slew Rate) (fSCLK≤50MHz)	0.1			V/ns
tchcl	Serial Clock Rise/Fall Time (Slew Rate) (fSCLK>50MHz)	0.3			V/ns
tslch	CS# Active Setup Time	4			ns
tснsн	CS# Active Hold Time	4			ns
tclsh	CS# Active Hold Time (DTR)	4			ns
tsнсн	CS# Not Active Setup Time	5			ns
tchsl	CS# Not Active Hold Time	5			ns
	CS# High Time (Read)	20			ns
t _{SHSL}	CS# High Time (Write)	40			ns
tshqz	Output Disable Time			8	ns
tcLQX	0	1.8			
t _{CHQX}	Output Hold Time				ns
t _{DVCH}	Data In Setup Time (STR)	2			ns
t _{DVCH}	D O T . (DTD)	1			
tovcl	Data In Setup Time (DTR)				ns
tchdx	Data In Hold Time (STR)	2			ns
tcHDX	D. L. L. L. L. T. (DTD)	1			
t _{CLDX}	Data In Hold Time (DTR)				ns
tclqv	Clock Transient To Output Valid (30pF)			8	ns
tchqv	Clock Transient To Output Valid (12pF)			6	ns
t _{WHSL}	Write Protect Setup Time Before CS# Low	20			ns
t _{SHWL}	Write Protect Hold Time After CS# High	100			ns
t _{DP}	CS# High To Deep Power-Down Mode			3	μs
t _{RES1}	CS# High To Standby Mode Without Electronic Signature			6.0	
	Read			30	μs
tsus	CS# High To Next Command After Suspend			20	μs
t _{RS} ⁽⁴⁾	Latency Between Resume And Next Suspend	100			μs
t _{RST}	CS# High To Next Command After Reset (Except From				
	Erase)			40	μs



GD25LB256E

t _{RST_E}	CS# High To Next Command After Reset (From Erase)		25	ms
tw	Write Status Register Cycle Time Write Non-Volatile Configuration Register Cycle Time	2	30	ms
t _{BP1}	Byte Program Time (First Byte)	30	140	μs
t _{BP2}	Additional Byte Program Time (After First Byte)	2.5	25	μs
t _{PP}	Page Programming Time	0.3	3	ms
t _{SE}	Sector Erase Time	30	700	ms
t _{BE1}	Block Erase Time (32K Bytes)	0.1	1.6	S
t _{BE2}	Block Erase Time (64K Bytes)	0.2	3	S
tce	Chip Erase Time (GD25LB256E)	50	300	S

- 1. Typical value at $T_A = 25^{\circ}C$.
- 2. Value guaranteed by design and/or characterization, not 100% tested in production.
- 3. Time of CS# High To Next Command After Reset from 01H/B1H command would be tw + t_{RST}
- 4. Minimum timing must be observed before issuing the next suspend command, and a period equal to or longer than the minimum timing is required in order for the program or erase operation to make progress, but the operation time may exceed the maximum value.

Figure 101. Serial Input Timing





Figure 102. Output Timing





GD25LB256E

Figure 103. Serial Input Timing (DTR)




Figure 104. Serial Output Timing (DTR)




Figure 105. Resume to Suspend Timing Diagram





Figure 106. WP# Timing





GD25LB256E

Figure 107. RESET Timing




Table 19. Reset Timing


Symbol	Parameter	Min.	Тур.	Max.	Unit.
t _{RLRH}	Reset Pulse Width	1			μs
trhsl	Reset Hold time before next Operation	50			ns
4	Reset Recovery Time (From Read or Program)			40	μs
t _{RB}	Reset Recovery Time (From Erase)			25	ms

Note:

- 1. Time of Reset Recovery Time from 01H/B1H command would be t_W + t_{RB}
- 2. The device need $t_{RB\ (max)}$ at most to get ready for all commands after RESET# low.

GD25LB256E

10 ORDERING INFORMATION



^{*}Please contact GigaDevice sales for automotive products.

^{**}F grade has implemented additional test flows to ensure higher product quality than I grade.

GD25LB256E

10.1 Valid Part Numbers

Please contact GigaDevice regional sales for the latest product selection and available form factors.

Temperature Range I: Industrial (-40°C to +85°C)

Product Number	Clock	Density	Package Type	Packing Options
GD25LB256EFIR	166MHz	256Mbit	SOP16 300mil	T/Y/R
GD25LB256EFIK	166MHz	256Mbit	SOP 16 30011111	T/Y/R
GD25LB256EYIG	166MHz	256Mbit	WEONS (Svemm)	Y/R
GD25LB256EYIS	166MHz	256Mbit	WSON8 (8x6mm)	Y/R
GD25LB256EWIG	166MHz	OFCNAL:		Y/R
GD25LB256EWIS	166MHz	256Mbit	WSON8 (6x5mm)	Y/R
GD25LB256EBIR	166MHz	256Mbit	TERCA 24boll (Eve Boll Arroy)	Y/R
GD25LB256EBIK	166MHz	256Mbit	TFBGA-24ball (5x5 Ball Array)	Y/R
GD25LB256E3IR	166MHz	256Mbit	MI CSD 2.2.2 ball array	R
GD25LB256E3IK	166MHz	256Mbit	WLCSP 3-2-3 ball array	R
GD25LB256ELIG	GD25LB256ELIG 166MHz 256Mbit		MI CSD 4.4 boll arroy	R
GD25LB256ELIS	166MHz	ZOOIVIDIL	WLCSP 4-4 ball array	R

Temperature Range J: Industrial (-40°C to +105°C)

Product Number	Clock	Density	Package Type	Packing Options
GD25LB256EFJR	166MHz	256Mbit	COD46 200mil	T/Y/R
GD25LB256EFJK	SEFJK 166MHz 230MBIL 30F 16 300MIII		SOP16 300mil	T/Y/R
GD25LB256EYJG	166MHz	OECN/hit	WCONG (9xCmama)	Y/R
GD25LB256EYJS	166MHz 256Mbit WSON8 (8x6mm)		WSON8 (8x6mm)	Y/R
GD25LB256EWJG	166MHz	OECN/hit	WEONG (CVErrore)	Y/R
GD25LB256EWJS	166MHz	256Mbit	WSON8 (6x5mm)	Y/R
GD25LB256EBJR	166MHz	050Mb:4	TEDO A 245 all (Ext. Dall Assess)	Y/R
GD25LB256EBJK	166MHz	256Mbit	TFBGA-24ball (5x5 Ball Array)	Y/R
GD25LB256E3JR	166MHz	050Mb:4	MI CCD 2 2 2 ball array	R
GD25LB256E3JK	166MHz	256Mbit	WLCSP 3-2-3 ball array	R
GD25LB256ELJG	ELJG 166MHz 256Mbit WLCSD 4.4 boll erroy		R	
GD25LB256ELJS	166MHz	256Mbit	WLCSP 4-4 ball array	R

GD25LB256E

Temperature Range E: Industrial (-40°C to +125°C)

Product Number	Clock	Density	Package Type	Packing Options
GD25LB256EFER	133MHz	256Mbit	SOP16 300mil	T/Y/R
GD25LB256EFEK	133MHz	250101011	30F 10 30011111	T/Y/R
GD25LB256EYEG	133MHz	256Mbit	WSON8 (8x6mm)	Y/R
GD25LB256EYES	133MHz	250101011	VVSON8 (8x011111)	Y/R
GD25LB256EWEG	3 133MHz N/SONS (6v5mm)		WEONS (GyEmm)	Y/R
GD25LB256EWES	133MHz	256Mbit	WSON8 (6x5mm)	Y/R
GD25LB256EBER	133MHz	256Mbit	TERCA 24boll (Eve Boll Arroy)	Y/R
GD25LB256EBEK	133MHz	256Mbit	TFBGA-24ball (5x5 Ball Array)	Y/R
GD25LB256E3ER	133MHz	256Mbit	MI CSD 2.2 hall array	R
GD25LB256E3EK	133MHz	256Mbit	WLCSP 3-2-3 ball array	R
GD25LB256ELEG	133MHz	256Mbit	WI CSD 4.4 ball array	R
GD25LB256ELES	133MHz	256Mbit	WLCSP 4-4 ball array	R


Temperature Range F: Industrial+ (-40°C to +85°C)


Product Number	Clock	Density	Package Type	Packing Options
GD25LB256EFFR	166MHz	256Mbit	SOP16 300mil	T/Y/R
GD25LB256EFFK	166MHz	6MHz		T/Y/R
GD25LB256EYFG	166MHz	256Mbit	WEONS (Svemm)	Y/R
GD25LB256EYFS	166MHz	MHz 256Mbit WSON8 (8x6mm)		Y/R
GD25LB256EWFG	166MHz	256Mbit	MCON9 (6vEmm)	Y/R
GD25LB256EWFS	166MHz	230101011	WSON8 (6x5mm)	Y/R
GD25LB256EBFR	166MHz	256Mbit	TERCA 24boll (Eve Boll Arroy)	Y/R
GD25LB256EBFK	166MHz	256Mbit	TFBGA-24ball (5x5 Ball Array)	Y/R
GD25LB256E3FR	166MHz	256Mbit	MI CSD 2.2.2 ball array	R
GD25LB256E3FK	166MHz	256Mbit	WLCSP 3-2-3 ball array	R
GD25LB256ELFG	166MHz	66MHz 256Mbit WLCSP 4-4 ball array		R
GD25LB256ELFS	166MHz	ZOOIVIDIL	vvLCSP 4-4 pall alray	R





PACKAGE INFORMATION

11.1 Package SOP16 300MIL









Dimensions


Sy	mbol		A 4	42	L		-	_	E4			1.4	L	0
U	Jnit	Α	A1	A2	b	С	D	E	E1	е	_	L1	n	θ
	Min	-	0.10	2.05	0.31	0.10	10.20	10.10	7.40		0.40		0.25	0
mm	Nom	-	0.20	-	0.41	0.25	10.30	10.30	7.50	1.27	-	1.40	-	-
	Max	2.65	0.30	2.55	0.51	0.33	10.40	10.50	7.60		1.27		0.75	8


Note:

1. Both the package length and width do not include the mold flash.




11.2 Package WSON8 (8x6mm)





Top View

Side View



Bottom View

Dimensions


	mbol Jnit	Α	A1	С	b	D	D2	E	E2	е	L
	Min	0.70	0.00	0.180	0.35	7.90	3.30	5.90	4.20		0.45
mm	Nom	0.75	0.02	0.203	0.40	8.00	3.40	6.00	4.30	1.27	0.50
	Max	0.80	0.05	0.250	0.45	8.10	3.50	6.10	4.40		0.55

Note:

- 1. Both the package length and width do not include the mold flash.
- 2. The exposed metal pad area on the bottom of the package is floating.
- 3. Coplanarity ≤0.08mm. Package edge tolerance≤0.10mm.
- 4. The lead shape may be of little difference according to different package lead frames. These lead shapes are compatible with each other.




11.3 Package WSON8 (6x5mm)





Top View

Side View



Bottom View

Dimensions


Syı	mbol	Α	A1	С	b	D	D2	Е	E2	е	ı
U	Jnit		Ai				DZ	-			-
	Min	0.70	0.00	0.180	0.35	5.90	3.30	4.90	3.90		0.50
mm	Nom	0.75	0.02	0.203	0.40	6.00	3.40	5.00	4.00	1.27	0.60
	Max	0.80	0.05	0.250	0.50	6.10	3.50	5.10	4.10		0.75


Note:

- 1. Both the package length and width do not include the mold flash.
- 2. The exposed metal pad area on the bottom of the package is floating.
- 3. Coplanarity ≤0.08mm. Package edge tolerance≤0.10mm.
- 4. The lead shape may be of little difference according to different package lead frames. These lead shapes are compatible with each other.



11.4 Package TFBGA-24BALL (5x5 ball array)






Dimensions

Sy	mbol	Α.	A 4	40	L	E	E1	6	D1	
ι	Jnit	Α	A 1	A2	b	_	E1	D	וט	е
	Min	-	0.25	0.75	0.35	5.90		7.90		
mm	Nom	-	0.30	0.80	0.40	6.00	4.00	8.00	4.00	1.00
	Max	1.20	0.35	0.85	0.45	6.10		8.10		

Note: Both the package length and width do not include the mold flash.



11.5 Package WLCSP (3-2-3 ball array)




Dimensions

	mbol Init	Α	A 1	A2	А3	b	eD	еE	D1	E1
	Min	0.360	0.115	0.205		0.190				
mm	Nom	0.400	0.145	0.230	0.025 BSC	0.220	0.350 BSC	0.400 BSC	2.800 BSC	3.600 BSC
	Max	0.440	0.175	0.255	ВОО	0.250		ВОО	ВОО	ВОО

Note:

1. Please contact GigaDevice for full dimension information.

11.6 Package WLCSP (4-4 ball array)



Dimensions

	mbol Init	A	A 1	A2	А3	b	е	D1	D2	E1	E2
	Min	0.440	0.145	0.260	0.005	0.270	0.500	0.500	4.500	0.500	0.500
mm	Nom	0.470	0.165	0.280	0.025 BSC	0.300	0.500 BSC	2.500 BSC	1.500 BSC	2.500 BSC	3.500 BSC
	Max	0.500	0.185	0.300	550	0.330	500	550	500	550	550

Note:

1. Please contact GigaDevice for full dimension information.

GD25LB256E

12 REVISION HISTORY

Version No	Description	Page	Date
1.0	Initial Release	All	2019-3-20
	Add Icc4-8 typ=20mA	P69	
	Modify tSE typ. value from 70ms to 30ms	P70	
4.4	Modify tBE1 typ.value from 0.2s to 0.1s	P70	2040 0 47
1.1	Modify tBE2 typ.value from 0.3s to 0.2s	P70	2019-6-17
	Modify tCE typ.value from 100s to 50s	P70	
	Update Ordering Information	P73-74	
	Modify tPP from 0.5ms~2.4ms to 0.4ms~1.2ms	P62	
	Add tCLQV@12pF, max. = 6ns	P62	
1.2	Modify tDP max. value from 10us to 3us	P62	2019-8-2
	Modify tW typ. value from 5ms to 4ms	P62	
	Add WLCSP package	P69	
	Remove 30H command		
	Modify the sequence diagram of 05H/70H/C8H/9EH/9FH in QPI	P34-36, 52	
	Modify tVSL min value from 2.5ms to 1.5ms	P61	
	Optimize ICC3~8	P63	
	Modify fC1 and fC3	P64	
1.3	Add tCLQV@10pF	P64	2019-12-30
	Modify tW from 4~40ms to 2~20ms	P64	
	Modify tPP typ. value from 0.4ms to 0.3ms	P64	
	Modify tSE max value from 400ms to 300ms	P65	
	Modify tBE1 max value from 0.8s to 1s	P65	
	Add WLCSP(3-2-3 ball array) and WLCSP(4-4 ball array)	P72, 73	
	Modify max value of tRST/tRST_E/tBP1/tBP2 @-40~85°C	P66, 67	
1.4	Add -40~105°C DC/AC parameters	P65, 68, 69	2020-6-30
	Modify max value of tRB	P71	
	Modify default value of Byte <1> in non-volatile/volatile		
	configuration register	P19, 21	
1.5	Modify tCHSH/tCLSH from 3ns to 4ns	P67, 69	2020-11-20
1.5	Modify tSHCH from 3ns to 5ns	P67, 69	2020-11-20
	Modify tCLQX/tCHQX from 1ns to 1.8ns	P67, 69	
	Add -40~125°C DC/AC parameters	P66, 71, 72	
1.6	Add Package WSON8 (6x5mm)	P3-4, P75-77, 80	2024 4.0
1.0	Modify Supported Clock Frequencies	P23	2021-4-9
	Update Description of RESET#	P5, P7-P9	
	Update Tw MAX of 85℃ from 20ms to 25ms	P68	
4.7	Add tCLCH/tCHCL Serial Clock Rise/Fall Time (Slew Rate)(fSCLK		2024 7 46
1.7	≤50MHz): Min 0.3 V/ns	P67, P69, P71	2021-7-16
	Modify tCLH and tCLL from "45% (1/fc)" to "45% (1/fc _{Max})"	P67, P69, P71	
	Modify ILI and ILO at 125 $^{\circ}$ C from " $\pm 2\mu$ A" to " $\pm 3\mu$ A"	P66	



GD25LB256E

1.8	Add Note of WP# Pin	P6-9	
	Modify Description of WP# Pin	P9	
	Modify Typo of DLP	P22-23	2022-1-13
	Update Ordering Information	P75-77	
	Add Coplanarity of SOP16	P78	
1.9	Modify tclch/tchcl Serial Clock Rise/Fall Time (Slew Rate),		
	fSCLK≤50MHz: 0.1V/ns, fSCLK>50MHz: 0.3V/ns	P67, P69, P71	2022-4-6
	Add Note of t _{RS}	P68, P70-72	