

GD55LT02GE

GD55LT02GE

DATASHEET

GD55LT02GE-Rev1.2



Contents

1	F	EATURES5								
2	G	GENERAL DESCRIPTIONS								
3	N	MEMORY ORGANIZATION	9							
4	D	DEVICE OPERATIONS	10							
	4.1	SPI Mode	10							
	4.2	QPI MODE								
	4.3	Quad DTR Mode								
	4.4	RESET FUNCTION								
	4.5	ECC FUNCTION	11							
	4.6	DATA STROBE FUNCTION	11							
5	D	DATA PROTECTION	12							
6	D	DATA INTEGRITY CHECK	14							
	6.1	ECC (Error Checking and Correcting)	14							
	6.2	ECC (Enror corrected Signal) Pin								
	6.3	PARITY CHECK (CRC)								
7		REGISTERS								
1	Г		-							
	7.1	Status Register								
	7.2	FLAG STATUS REGISTER								
	7.3	Extended Address Register	18							
8	I	NTERNAL CONFIGURATION REGISTER	20							
	8.1	Nonvolatile Configuration Register	20							
	8.2	VOLATILE CONFIGURATION REGISTER	22							
	8.3	SUPPORTED CLOCK FREQUENCIES	25							
	8.4	DATA SEQUENCE WRAPS BY DENSITY	26							
9	C	COMMAND DESCRIPTIONS	27							
	9.1	ENABLE 4-BYTE MODE (B7H)	32							
	9.2	DISABLE 4-BYTE MODE (E9H)	32							
	9.3	WRITE ENABLE (WREN) (06H)	33							
	9.4	Write Disable (WRDI) (04H)	33							
	9.5	Write Enable for Volatile Status Register (50H)	34							
	9.6									
	9.7	Write Extended Address Register (C5H)	35							
	9.8									
	9.9	READ STATUS REGISTER (05H)	37							

GigoDevice Uniform Sector Standard and Quad Serial Flash

GD55LT02GE

9.10	READ FLAG STATUS REGISTER (70H)	38
9.11	Read Nonvolatile/Volatile Configuration Register (B5H/85H)	. 39
9.12	Read Extended Address Register (C8H)	40
9.13	Read Data Bytes (03H/13H)	41
9.14	Read Data Bytes at Higher Speed (0BH/0CH)	42
9.15	QUAD OUTPUT FAST READ (6BH/6CH)	43
9.16	QUAD I/O FAST READ (EBH/ECH)	. 44
9.17	QUAD I/O DTR READ (EDH/EEH)	. 46
9.18	Раде Program (PP) (02H/12H)	. 48
9.19	Quad Page Program (32H/34H)	. 49
9.20	Extend Quad Page Program (C2H/3EH)	. 51
9.21	Sector Erase (SE) (20H/21H)	. 52
9.22	32KB BLOCK ERASE (BE32) (52H/5CH)	. 53
9.23	64KB BLOCK ERASE (BE64) (D8H/DCH)	. 54
9.24	Chip Erase (CE) (60/C7H)	. 55
9.25	ENABLE QPI (38H)	. 56
9.26	DISABLE QPI (FFH)	. 56
9.27	DEEP POWER-DOWN (DP) (B9H)	. 56
9.28	Release from Deep Power-Down (ABH)	. 57
9.29	READ UNIQUE ID (4BH)	. 58
9.30	Read Identification (RDID) (9FH/9EH)	. 59
9.31	Program/Erase Suspend (PES) (75H)	. 60
9.32	Program/Erase Resume (PER) (7AH)	. 61
9.33	Erase Security Registers (44H)	. 62
9.34	Program Security Registers (42H)	
9.35	Read Security Registers (48H)	. 64
9.36	INDIVIDUAL BLOCK/SECTOR LOCK (36H)/UNLOCK (39H)/READ (3DH)	
9.37	GLOBAL BLOCK/SECTOR LOCK (7EH) OR UNLOCK (98H)	. 68
9.38	Enable Reset (66H) and Reset (99H)	
9.39	Read Serial Flash Discoverable Parameter (5AH)	. 69
10	ELECTRICAL CHARACTERISTICS	71
10.1	Power-On Timing	. 71
10.2	Initial Delivery State	. 71
10.3	Absolute Maximum Ratings	. 71
10.4	CAPACITANCE MEASUREMENT CONDITIONS	. 72
10.5	DC CHARACTERISTICS	. 73
10.6	AC CHARACTERISTICS	. 76
11	ORDERING INFORMATION	85
11.1	Valid Part Numbers	. 86
12	PACKAGE INFORMATION	87
12.1	PACKAGE TFBGA-24BALL (5x5 ball array)	. 87



13	REVISION HISTORY	.88
----	------------------	-----



GD55LT02GE

1 FEATURES

- 2G-bit Serial Flash
 - 256M-Byte
 - 256 Bytes per programmable page
- Standard, Quad SPI, DTR,QPI
 - Standard SPI: SCLK, CS#, SI, SO, WP#, RESET#
 - Quad SPI: SCLK, CS#, IO0, IO1, IO2, IO3, RESET#
 - QPI: SCLK, CS#, IO0, IO1, IO2, IO3, RESET#
 - SPI DTR (Double Transfer Rate) Read
 - 3 or 4-Byte Address Mode
- High Speed Clock Frequency
 - 200MHz for fast read
 - Quad I/O Data transfer up to 664Mbits/s
 - QPI Mode Data transfer up to 664Mbits/s
 - DTR Quad I/O Data transfer up to 200MBytes/s with DQS
- Allows XIP (eXecute in Place) Operation
 - High speed Read reduce overall XiP instruction fetch time
 - Continuous Read with Wrap further reduce data latency to fill up SoC cache
- Software/Hardware Write Protection
 - Write protect all/portion of memory via software
 - Enable/Disable protection with WP# Pin
 - Individual Block Protection
- Data Integrity Check
 - On-chip ECC (1-bit correction every 8-Byte)⁽¹⁾
 - CRC detects accidental changes to raw data

- Fast Program/Erase Speed
- Page Program time: 0.18ms typical
- Sector Erase time: 30ms typical
- Block Erase time: 0.1/0.2s typical
- Chip Erase time: 200s typical
- Flexible Architecture
 - Sector of 4K-Byte
- Block of 32/64K-Byte
- Erase/Program Suspend/Resume
- Low Power Consumption
 - 80µA typical stand-by current
 - 20µA typical power-down current
- Advanced Security Features
 - 128-bit Unique ID
 - 4K-Byte Security Registers With OTP Lock
- Single Power Supply Voltage
 - Full voltage range: 1.65~2.0V
- Endurance and Data Retention
 - Minimum 100,000 Program/Erase Cycles
 - 20-year data retention typical
- Package Information
- TFBGA-24ball (5x5 Ball Array)

Note:

1. When ECC is enabled, it is required to program minimum one or multiple aligned 8-Byte granularities. Every aligned 8-Byte granularity should only be programmed once before Erase to ensure correct ECC operations.




2 GENERAL DESCRIPTIONS

The GD55LT02GE (2G-bit) Serial flash supports the standard Serial Peripheral Interface (SPI), and supports the Quad SPI and DTR mode: Serial Clock, Chip Select, Serial Data I/O0 (SI), I/O1 (SO), I/O2 (WP#), I/O3,DQS, ECS# and RESET#. The Quad I/O & Quad output data is transferred with speed of 83MBytes/s, and the DTR Quad I/O data is transferred with speed of 200MBytes/s.

CONNECTION DIAGRAM AND PIN DESCRIPTION

Figure 1 Connection Diagram for TFBGA24 5x5 ball array package



24-BALL TFBGA (5x5 ball array)

Table 1 Ball Description for TFBGA24 5x5 ball array package

Pin No.	Pin Name	I/O	Description
A4	RESET#	I	Reset Input
A5	ECS#	0	ECC Correction Signal (Open Drain)
B2	SCLK	I	Serial Clock Input
B3/C1/E5	VSS		Ground
B4/D1/E4	VCC		Power Supply
C2	CS#	Ι	Chip Select Input
C3	DQS	0	Data Strobe Signal Output
C4	WP# (IO2)	I/O	Write Protect Input (Data Input Output 2)
C5	DNU		Do Not Use (It may connect to internal signal inside)
D2	SO (IO1)	I/O	Data Output (Data Input Output 1)
D3	SI (IO0)	I/O	Data Input (Data Input Output 0)
D4	IO3	I/O	Data Input Output 3

GigaDevice Uniform Sector GigaDevice Standard and Quad Serial Flash


1. CS# must be driven high if chip is not selected. Please don't leave CS# floating any time after power is on.

- 2. The DNU ball must be floating. It may connect to internal signal inside.
- 3. The NC ball is not connected to any internal signal. It is OK to connect it to the system ground (GND) or leave it floating.
- 4. The RESET# pin is a dedicated hardware reset pin regardless of device settings or operation states. If the hardware reset function is not used, this pin must be connected to VCC in the system.

5. If WP# is unused, it must be driven high by the host, or an external pull-up resistor must be placed on the PCB in order to avoid allowing WP# input to float.



BLOCK DIAGRAM





3 MEMORY ORGANIZATION

GD55LT02GE

Each device has	Each block has	Each sector has	Each page has	
256M	64/32K	4K	256	Bytes
1M	256/128	16	-	pages
64K	16/8	-	-	sectors
4K/8K	-	-	-	blocks

UNIFORM BLOCK SECTOR ARCHITECTURE

GD55LT02GE 64K Bytes Block Sector Architecture

Block	Sector	Addres	s range
	65535	FFFF000H	FFFFFFH
4095			
	65520	FFF0000H	FFF0FFFH
	65519	FFEF000H	FFEFFFFH
4094			
	65504	FFE0000H	FFE0FFFH
	47	02F000H	02FFFFH
2			
	32	020000H	020FFFH
	31	01F000H	01FFFFH
1			
	16	010000H	010FFFH
	15	00F000H	00FFFFH
0			
	0	000000H	000FFFH

4 DEVICE OPERATIONS

4.1 SPI Mode

Standard SPI

The GD55LT02GE features a serial peripheral interface on 4 signals bus: Serial Clock (SCLK), Chip Select (CS#), Serial Data Input (SI) and Serial Data Output (SO). Both SPI bus mode 0 and 3 are supported. Input data is latched on the rising edge of SCLK and data shifts out on the falling edge of SCLK.

Quad SPI

The GD55LT02GE supports Quad SPI operation when using the "Quad Output Fast Read", "Quad I/O Fast Read", "Quad Page Program" (6BH/6CH, EBH/ECH, 32H/34H, C2H/3EH) commands. These commands allow data to be transferred to or from the device at four times the rate of the standard SPI. When using the Quad SPI command the SI and SO pins become bidirectional I/O pins: IO0 and IO1.

DTR Quad SPI

The GD55LT02GE supports DTR Quad SPI operation when using the "DTR Quad I/O Fast Read" (EDH/EEH) command. These commands allow data to be transferred to or from the device at eight times the rate of the standard SPI, and data output will be latched on both rising and falling edges of the serial clock. When using the DTR Quad SPI command the SI and SO pins become bidirectional I/O pins: IO0 and IO1.

4.2 QPI Mode

The GD55LT02GE supports Quad Peripheral Interface (QPI) operations only when the device is switched from Standard/Quad SPI mode to QPI mode using the "Enable the QPI (38H)" command. The QPI mode utilizes all four IO pins to input the command code. Standard/Quad SPI mode and QPI mode are exclusive. Only one mode can be active at any given times. "Enable the QPI (38H)" and "Disable the QPI (FFH)" commands are used to switch between these two modes. Upon power-up and after software reset using "Enable Reset (66H) and Reset (99H)" command, the default state of the device is Standard/Quad SPI mode.

4.3 Quad DTR Mode

The GD55LT02GE supports Quad DTR operations only when the device is in Quad DTR mode, which could be entered by setting Byte<0> in Configuration Register as E7H/C7H with the "Write Volatile Configuration Register command (81H)". The Quad DTR Mode utilizes all four IO pins to input the command code latched on the rising edge of SCLK. All four IO pins are used to input the address output the data on both rising and falling edges of SCLK.

4.4 **RESET** Function


The RESET# pin allows the device to be reset by the control.

The RESET# pin goes low for a minimum period of tRLRH will reset the flash. After reset cycle, the flash is at the following states:

- Standby mode
- All the volatile bits will return to the default status as power on.



Figure 2 RESET Condition



4.5 ECC Function

The ECC Correction Signal (ECS#) pin is provided to the system hardware designers to determine the ECC status during any Read operation. The ECS# pin will be pulled low during any 8-Byte Read data output period in which an ECC event has occurred. ECS# pin can be used to represent SEC (Single Error Correction) event. ECC Correction Signal Output pin is an Open-Drain connection.

4.6 Data Strobe Function

The Data Strobe function is enabled as default for this device, and the DQS pin is an active output pin for the Data Strobe (DQS) signal during Read operations. The DQS signal is typically used in high speed applications to indicate when the output data is ready to be fetched by the controllers. When the data strobe function is enabled, DQS signal is driven to ground once CS# goes LOW, and will start to toggle when the output data is ready on the I/O pins. The toggling frequency is the same as the CLK frequency. For STR Read operations, the data should only be latched on the rising edge of DQS signal. For DTR Read operations, the data should be latched on both rising edge and falling edge of the DQS signal. The Data Strobe function can also be disabled by setting the non-volatile or volatile Configuration Register Byte<0>. Please refer to the Configuration Register description for details. When disabled, the DQS signal is not driven and will stary at Hi-Z state.



5 DATA PROTECTION

The GD55LT02GE provide the following data protection methods:

- Write Enable (WREN) command: The WREN command is set the Write Enable Latch bit (WEL). The WEL bit will
 return to reset by the following situation:
 - Power-Up/ Software reset (66H+99H)
 - Write Disable (WRDI)
 - Write Status Register (WRSR)
 - Write Extended Address Register (WEAR)
 - Write Nonvolatile Configuration Register (WNVCR)
 - Write Volatile Configuration Register (WVCR)
 - Page Program (PP)
 - Sector Erase (SE) / Block Erase (BE) / Chip Erase (CE)
 - Erase Security Registers / Program Security Registers
- Software Protection Mode:

-The Block Protect (BP4, BP3, BP2, BP1, and BP0) bits define the section of the memory array that can be read but cannot be changed.

- Individual Block Protection bit provides the protection selection of each individual block.
- Hardware Protection Mode: WP# goes low to protect the BP0~BP4 bits and SRP0 bit.
- Deep Power-Down Mode: In Deep Power-Down Mode, all commands are ignored except the Release from Deep Power-Down Mode command and reset command (66H+99H).

	Status I	Register	r Conter	nt		Memory Content		
BP4	BP3	BP2	BP1	BP0	Blocks	Addresses	Density	Portion
Х	0	0	0	0	NONE	NONE	NONE	NONE
0	0	0	0	1	4095	0FFF0000h-0FFFFFFh	64KB	Upper 1/4096
0	0	0	1	0	4094 to 4095	0FFE0000h-0FFFFFFh	128KB	Upper 1/2048
0	0	0	1	1	4092 to 4095	0FFC0000h-0FFFFFFh	256KB	Upper 1/1024
0	0	1	0	0	4088 to 4095	0FF80000h-0FFFFFFh	512KB	Upper 1/512
0	0	1	0	1	4080 to 4095	0FF00000h-0FFFFFFh	1MB	Upper 1/256
0	0	1	1	0	4064 to 4095	0FE00000h-0FFFFFFh	2MB	Upper 1/128
0	0	1	1	1	4032 to 4095	0FC00000h-0FFFFFFh	4MB	Upper 1/64
0	1	0	0	0	3968 to 4095	0F800000h-0FFFFFFh	8MB	Upper 1/32
0	1	0	0	1	3840 to 4095	0F000000h-0FFFFFFh	16MB	Upper 1/16
0	1	0	1	0	3584 to 4095	0E000000h-0FFFFFFh	32MB	Upper 1/8
0	1	0	1	1	3072 to 4095	0C000000h-0FFFFFFh	64MB	Upper 1/4
0	1	1	0	0	2048 to 4095	08000000h-0FFFFFFh	128MB	Upper 1/2
1	0	0	0	1	0	00000000h-0000FFFFh	64KB	Lower 1/4096
1	0	0	1	0	0 to 1	00000000h-0001FFFFh	128KB	Lower 1/2048
1	0	0	1	1	0 to 3	00000000h-0003FFFFh	256KB	Lower 1/1024
1	0	1	0	0	0 to 7	00000000h-0007FFFFh	512KB	Lower 1/512

Table 2. GD55LT02GE Protected area size



GD55LT02GE

1	0	1	0	1	0 to 15	00000000h-000FFFFh	1MB	Lower 1/256
1	0	1	1	0	0 to 31	00000000h-001FFFFh	2MB	Lower 1/128
1	0	1	1	1	0 to 63	00000000h-003FFFFFh	4MB	Lower 1/64
1	1	0	0	0	0 to 127	00000000h-007FFFFh	8MB	Lower 1/32
1	1	0	0	1	0 to 255	00000000h-00FFFFFh	16MB	Lower 1/16
1	1	0	1	0	0 to 511	00000000h-01FFFFFh	32MB	Lower 1/8
1	1	0	1	1	0 to 1023	00000000h-03FFFFFh	64MB	Lower 1/4
1	1	1	0	0	0 to 2047	00000000h-07FFFFFh	128MB	Lower 1/2
Х	1	1	0	1	ALL	00000000h-0FFFFFFh	256MB	ALL
Х	1	1	1	Х	ALL	00000000h-0FFFFFFh	256MB	ALL

Block	Sector	Addres	s range	Individual Block Lock Operation
	65535	0FFF F000h	0FFF FFFFh	4096 Blocks
4095				Block Lock: 36H+Address
	65520	0FFF 0000h	0FFF 0FFFh	Block Unlock: 39H+Address
4094	65504~65519	0FFE 0000h	0FFE FFFFh	Read Block Lock: 3DH+Address
				Global Block Lock: 7EH
				Global Block Unlock: 98H
1	16~31	0001 0000h	0001 FFFFh	
	15	0000 F000h	0000 FFFFh]
0				
	0	0000 0000h	0000 0FFFh	

Notes:

1. Protection configuration: This bit is used to select which Write Protect scheme should be used.

2. Individual Block Protection bits are volatile lock bits. Each volatile bit corresponds to and provides volatile protection for an individual memory sector, which is locked temporarily (protection is cleared when the device is reset or powered down). 3. The first and last sectors will have volatile protections at the 4KB sector level. Each 4KB sector in these sectors can be individually locked by volatile lock bits setting.



6 DATA INTEGRITY CHECK

The data storage and transmission errors will cause unexpected Flash device variation that makes a harmful impact on overall system functions. To prevent these errors, GD55LT02GE product provides advanced Data Integrity Check function. For the data storage and data transmission in the flash device, Data Integrity Check can check errors and correct them, allowing self-checking and preventing errors in advance.

The Data Integrity Check function includes two methods:

- ECC (Error Checking and Correcting): to prevent the data storage errors
- CRC (Cyclic Redundancy Check): to prevent the data transmission errors

The register data and software signals can also be used to associate the Data Integrity Check function to fully record the results of checking, and can also immediately feedback.

6.1 ECC (Error Checking and Correcting)

Error Correction Codes (ECC) is a commonly used technique in non-volatile memory to reduce the device Bit Error Rate (BER) during the device operation life and improve device reliability. To achieve error detection and correction, redundancy data must be added to store the ECC calculation results for a given length of data. In GD55LT02GE, every aligned 8-Byte data (A[2:0] = 0, 0, 0) stored in the memory array will be checked by the internal ECC engine using SEC (Single Error Correction) Hsiao Codes algorithm. With 8-Byte ECC data granularity, ECC calculation latency time can be minimized and highest level of data integrity can be preserved.

The default value of all memory data is FFH (Erased) when the device is shipped from the factory. A "Page Program (02H/12H)" or "Quad Page Program (32H/34H)" or "Extended Quad Page Program (C2H/3EH)" command can be used to program the user data into the memory array. When ECC is enabled (ECC=1 in Configuration Register), ECC calculation will be performed during the internal programming operation and the results are stored in the redundancy or spare area of the memory array. It is necessary to program every page in aligned 8-Byte granularity so that ECC engine can store the correct ECC information. It is also required that every aligned 8-Byte data granularity can only be programmed once to avoid additional ECC calculation in the same granularity resulting incorrect ECC results. A technique previously known as "Incremental Byte/Bit Programming to the same Byte location" cannot be used for GD55LT02GE when ECC is enabled.

During data read operations, the internal ECC engine will check the ECC results stored in the spare area and apply necessary error correction or error detection to the main array data being read out. It is necessary to check the ECC Status Bits (SEC) in the Status Register after every Read operation to see if the data read out contains one error or not. A Read operation can start from any Byte address and continue through the entire memory array, so it is not necessary to align the 8-Byte granularity boundary address to start a Read command.

Additional hardware monitoring of the ECC status can also be used to observe the ECC status in real time during any data output. When configured, the ECS# (ECC Correction Signal) pin will be pulled low during any aligned 8-Byte data output if it contains SEC event.

The SEC bit can be reset through anyone of the following situations:


- Sending a new Read Command
- Issuing Software Reset Command
- Hardware Reset
- Power-up cycle



6.2 ECS# (Error corrected Signal) Pin

The ECS# pin is a real time hardware signal to feedback the ECC correction status. The ECS# pin is designed as an open drain structure and a pull-up resistor (Rp) is required. In normal situation, the ECS# is kept on High-Z state. Once error correction begins, the ECS# pin will pull low during the whole ECC chunk unit after a duration of tECSV delay timing. The ECS# (ECC Correction Signal) pin will be pulled low during any aligned 8-Byte data output if it contains SEC (Single Error Correction) event.





6.3 Parity Check (CRC)


The parity check function can only be operated in DTR read mode, and it is not supported in STR mode. The bit7~6 in Byte<4> of the Configuration Register can set the parity check function.

For read operation after the Parity check function is enabled, the data CRC bit should be output by each CRC chunk unit. Otherwise, read CRC code might be error.

The CRC Chunk size can be configured as 16-Byte, 32-Byte, or 64-Byte by the Configuration Register setting. However, when the device enters the "Read with Wrap" mode, while the CRC function is also enabled, and the CRC Chunk size will be set to be identical with the Wrap Length (16-Byte, 32-Byte, or 64-Byte) by internal circuitry. Only when the device is not in the "Read with Wrap" mode, the original CRC Chunk size setting will be restored.

The data CRC Bytes are calculated by exclusive-OR on each I/O bus in the CRC chunk.

Figure 4. CRC Timing





7 **REGISTERS**

7.1 Status Register

No.	Bit Name	Description	Note
S7	SRP0	Status Register Protection	Non-volatile writable
S6	BP4	Block Protect Bits	Non-volatile writable
S5	BP3	Block Protect Bits	Non-volatile writable
S4	BP2	Block Protect Bits	Non-volatile writable
S3	BP1	Block Protect Bits	Non-volatile writable
S2	BP0	Block Protect Bits	Non-volatile writable
S1	WEL	Write Enable Latch	Volatile, read only
S0	WIP	Erase/Write In Progress	Volatile, read only

Table 4. Status Register

The status and control bits of the Status Register are as follows:

WIP bit

The Write in Progress (WIP) bit indicates whether the memory is busy in program/erase/write status register or configuration register progress. When WIP bit sets to 1, means the device is busy in program/erase/write status register or configuration register progress, when WIP bit sets 0, means the device is not in program/erase/write status register or configuration register progress.

WEL bit

The Write Enable Latch (WEL) bit indicates the status of the internal Write Enable Latch. When set to 1 the internal Write Enable Latch is set, when set to 0 the internal Write Enable Latch is reset and no Write, Program or Erase command is accepted.

BP4, BP3, BP2, BP1, BP0 bits

The Block Protect (BP4, BP3, BP2, BP1, and BP0) bits are non-volatile. They define the size of the area to be software protected against Program and Erase commands. These bits are written with the Write Status Register (WRSR) command. When the Block Protect (BP4, BP3, BP2, BP1, and BP0) bits are set to 1, the relevant memory area becomes protected against Page Program (PP), Sector Erase (SE) and Block Erase (BE) commands. The Block Protect (BP4, BP3, BP2, BP1, and BP0) bits can be written provided that the Hardware Protected mode has not been set. The Chip Erase (CE) command is executed only if none sector or block is protected.

SRP0 bit

The Status Register Protect SRP0 bit are non-volatile Read/Write bits in the status register. The SRP0 bit in conjunction with SRP1 bit (Reference Configuration Register) control the method of write protection: software protection, hardware protection, power supply lock-down or one time programmable protection.

SRP1	SRP0	WP#	Status Register	Description
v	X 0 X Coffu	Software Protected	The Status Register can be written to after a Write Enable	
^	0	^	Soliware Protected	command, WEL=1. (Default)



0	1	0	Hardware Protected	WP#=0, the Status Register locked and cannot be written to.
0	1	1	Hardware Unprotected	WP#=1, the Status Register is unlocked and can be written to after a Write Enable command, WEL=1.
1	1	x	One Time Program ⁽¹⁾	Status Register is permanently protected and cannot be written to.

NOTE:

1. This feature is available on special order. Please contact GigaDevice for details.

7.2 Flag Status Register

Table 5. Flag Status Register

No.	Bit Name	Description	Note
FS7	RY/BY#	Ready/Busy#	Volatile, read only
FS6	SUS1	Erase Suspend	Volatile, read only
FS5	EE	Erase Error bit	Volatile, read only
FS4	PE	Program Error bit	Volatile, read only
FS3	Reserved	Reserved	Volatile, read only
FS2	SUS2	Program Suspend	Volatile, read only
FS1	PTE	Protection Error bit	Volatile, read only
FS0	ADS	Current Address Mode	Volatile, read only

The status and control bits of the Flag Status Register are as follows:

ADS bit

The Address Status (ADS) bit is a read only bit that indicates the current address mode the device is operating in. The device is in 3-Byte address mode when ADS=0 (default), and in 4-Byte address mode when ADS=1.

PTE bit

The PTE bit is a read only bit that indicates a program or erase failure. Indicates whether an ERASE or PROGRAM operation has attempted to modify the protected array sector, or whether a PROGRAM operation has attempted to access the locked OTP space. PTE is cleared to "0" after program or erase operation resumes.

SUS1, SUS2 bits

The SUS1 and SUS2 bits are read only bit in the Flag Status Register (FS6 and FS2) that are set to 1 after executing an Erase/Program Suspend (75H) command (The Erase Suspend will set the SUS1 to 1,and the Program Suspend will set the SUS2 to 1). The SUS1 and SUS2 bits are cleared to 0 by Erase/Program Resume (7AH) command, software reset (66H+99H) command as well as a power-down, power-up cycle.

PE bit

The Program Error (PE) bit is a read only bit that indicates a program failure. It will also be set when the user attempts to program a protected array sector or access the locked OTP space. PE is cleared to "0" after program operation resumes



EE bit

The Erase Error (EE) bit is a read only bit that indicates an erase failure. It will also be set when the user attempts to erase a protected array sector or access the locked OTP space. EE is cleared to "0" after erase operation resumes

RY/BY# bit

The RY/BY# bit is a read only bit that indicates Program or Erase Status bit. Indicates whether one of the following command cycles is in progress: WRITE STATUS REGISTER, WRITE NONVOLATILE CONFIGURATION REGISTER, PROGRAM, or ERASE.

Table 6 Extended Address Degister

7.3 Extended Address Register

No.	Name	Description	Note
EA7	SEC	Single Error Correction Bit	Volatile, read only
EA6	Reserved	Reserved	Reserved
EA5	Reserved	Reserved	Reserved
EA4	Reserved	Reserved	Reserved
EA3	A27	Address bit	Volatile writable
EA2	A26	Address bit	Volatile writable
EA1	A25	Address bit	Volatile writable
EA0	A24	Address bit	Volatile writable

The extended address register is only used when the address mode is 3-Byte mode, as to set the higher address. The default value of the address bit is "0".

For the read operation, the whole array can be continually read out with one command. Data output starts from the selected 128Mb, and it can cross the boundary. When the last Byte of the segment is reached, the next Byte (in a continuous reading) is the first Byte of the next segment. However, the EAR (Extended Address Register) value does not change. The random access reading can only be operated in the selected segment.

The Chip erase command will erase the whole chip and is not limited by EAR selected segment. However, the sector erase, block erase, program operation are limited in selected segment and will not cross the boundary.

A27, A26, A25, A24 bit

The Extended Address Bits are used only when the device is operating in the 3-Byte Address Mode (ADS=0), which is volatile writable by C5H command.

If Configuration Register Byte <5> set to FEH, or an "Enter 4-Byte Address Mode (B7H)" instruction is issued, the device will require 4-Byte address input for all address related instructions, and the Extended Address Bit setting will be ignored.

A27, A26, A25, A24	Address
0000	0000 0000h-00FF FFFFh
0 0 0 1	0100 0000h-01FF FFFFh
0010	0200 0000h-02FF FFFFh
0 0 1 1	0300 0000h-03FF FFFFh
0100	0400 0000h-04FF FFFFh



0101	0500 0000h-05FF FFFFh
0110	0600 0000h-06FF FFFFh
0111	0700 0000h-07FF FFFFh
1000	0800 0000h-08FF FFFFh
1001	0900 0000h-09FF FFFFh
1010	0A00 0000h-0AFF FFFFh
1011	0B00 0000h-0BFF FFFFh
1100	0C00 0000h-0CFF FFFFh
1101	0D00 0000h-0DFF FFFFh
1110	0E00 0000h-0EFF FFFFh
1111	0F00 0000h-0FFF FFFFh

SEC bit

SEC (Single Error Correction) Status Bit are used to show the ECC results for the last Read operation. SEC bit will be cleared to 0 once the device accepts a new Read command.


SEC	Definitions
0	No ECC events in all aligned 8-Byte granularities
1	SEC events in single or multiple 8-Byte granularities, and the data is OK to use. (Unless it contains more than one odd bit errors in 8-Byte granularity)



8 INTERNAL CONFIGURATION REGISTER

The memory configuration is set by an internal configuration register that is not directly accessible to users. The user can change the default configuration at power up by using the WRITE NONVOLATILE CONFIGURATION REGISTER. Information from the nonvolatile configuration register overwrites the internal configuration register during power on or after a reset.

The user can change the configuration during device operation using the WRITE VOLATILE CONFIGURATION REGISTER command. Information from the volatile configuration registers overwrite the internal configuration register immediately after the WRITE command completes.



8.1 Nonvolatile Configuration Register

Nonvolatile Configuration Register bits set the device configuration after power-up or reset. All bits are erased (FFh) unless stated otherwise. This register is read from and written to using the READ NONVOLATILE CONFIGURATION REGISTER and the WRITE NONVOLATILE CONFIGURATION REGISTER commands, respectively. The commands use the main array address scheme, but only the LSB is used to access different register settings, thereby providing up to 256 Bytes of registers (See the table below for the details). A WRITE command to a reserved address will set the device to the default status of the corresponding Byte.

Addr	Settings	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	Description
		1	1	1	1	1	1	1	1	STR with DQS (Default)
	I/O mode	1	1	0	1	1	1	1	1	STR W/O DQS
<0>		1	1	1	0	0	1	1	1	Quad DTR with DQS
		1	1	0	0	0	1	1	1	Quad DTR W/O DQS
		Other	s				Reserved			
<1>	Dummy cycle	0	0	0	0	0	0	1	1	3 Dummy
	configuration ⁽⁶⁻⁷⁾	0	0	0	0	0	1	0	0	4 Dummy



GD55LT02GE

										05~1E: 5~30 Dummy
										(Default=10h)
		Othe	rs			Reserved				
		-								Security Registers unlocked
		х	х	х	х	х	х	х	0	(Default)
		x	x	x	x	x	x	x	1	Security Registers Locked
<2>	OTP configuration	x	x	x	0	x	x	x	x	SRP1 Unlocked (Default)
		x	x	x	1	x	x	x	x	SRP1 Locked ⁽¹⁰⁾
		Othe	rs					1		Reserved
		1	1	1	1	1	1	1	1	50 Ohm (Default)
		1	1	1	1	1	1	1	0	35 Ohm
<3>	Driver Strength	1	1	1	1	1	1	0	1	25 Ohm
	configuration	1	1	1	1	1	1	0	0	18 Ohm
		Othe	rs	I	1	1	I	1	I	Reserved
		1	1	x	x	x	x	x	x	CRC Disabled (Default)
		1	0	x	x	x	x	x	x	16-Byte CRC
	CRC configuration	0	1	х	х	x	x	x	x	32-Byte CRC
		0	0	х	х	x	х	x	х	64-Byte CRC
		х	х	1	1	x	x	x	х	ODT Disabled (Default)
	On die termination	х	х	1	0	х	х	x	х	150-Ohm ODT
		х	х	0	1	x	х	x	х	100-Ohm ODT
<4>		х	х	0	0	x	x	x	х	50-Ohm ODT
		х	х	х	х	1	х	x	х	DLP Disabled (Default)
	DLP configuration	х	х	х	х	0	х	x	х	DLP Enabled
	Protection	х	х	х	х	х	1	x	х	BP Protection (Default)
	configuration	х	х	х	х	х	0	x	х	WPS Protection ⁽⁸⁾
	FOO and formation	х	х	х	х	х	х	x	1	ECC Enabled (Default)
	ECC configuration	х	х	х	х	х	х	x	0	ECC Disabled
		Othe	rs							Reserved
	D 1400M	1	1	1	1	1	1	1	1	3-Byte Address (Default)
<5>	Beyond 128Mb	1	1	1	1	1	1	1	0	4-Byte Address
	addr. configuration	Othe	rs	•			Reserved			
		1	1	1	1	1	1	1	1	XIP Disabled (Default)
<6>	XIP configuration ⁽⁹⁾	1	1	1	1	1	1	1	0	XIP Enabled
		Othe	rs	·			·	·	·	Reserved
		1	1	1	1	1	1	1	1	Wrap Disabled (Default)
		1	1	1	1	1	1	1	0	64-Byte Wrap
<7>	Wrap configuration	1	1	1	1	1	1	0	1	32-Byte Wrap
		1	1	1	1	1	1	0	0	16-Byte Wrap
		Othe	rs	I	1	1	I	1	I	Reserved
	1									

Notes:

1. The number of cycles must be set to accord with the clock frequency, which varies by the type of FAST READ command

GigaDevice Standard and Quad Serial Flash

(See Supported Clock Frequencies table). Insufficient dummy clock cycles for the operating frequency causes the memory to read incorrect data.

- 2. 03H/13H: SPI 0 dummy; QPI&DTR N/A
- 3. 05H/70H/9EH/9FH: SPI&QPI 0 dummy; DTR 8 dummy.
- 4. 3DH: SPI 0dummy; QPI&DTR 8 dummy.
- 5. 4BH/5AH/B5H/85H: SPI&QPI&DTR 8 dummy.
- 6. 0BH/0CH/6BH/6CH/48H: SPI 8dummy; QPI&DTR dummy follow CONFIGURATION REGISTER<1> (initiation = 16 dummy)
- 7. EBH/ECH/EDH/EEH: SPI&QPI&DTR dummy follow CONFIGURATION REGISTER<1> (initiation = 16 dummy)
- 8. When WPS protection is enabled, the entire memory array is being protected after Power-up or Reset.
- 9. Only Quad I/O (EBH and ECH) and DTR Quad I/O fast read (EDH and EEH) support wrap read and XIP operation.
- 10. This feature is available on special order. Please contact GigaDevice for details.

8.2 Volatile Configuration Register

Volatile Configuration Register bits temporarily set the device configuration after power-up or reset. All bits are erased (FFh) unless stated otherwise. This register is read from and written to using the READ VOLATILE CONFIGURATION REGISTER and the WRITE VOLATILE CONFIGURATION REGISTER commands, respectively. The commands use the main array address scheme; however, only the LSB is used to access different register settings to provide up to 256 Bytes of registers (See the table below for the details). A WRITE command to a reserved address will set the device to the default status of the corresponding Byte.

Addr	Settings	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	Description
		1	1	1	1	1	1	1	1	STR with DQS (Default)
		1	1	0	1	1	1	1	1	STR W/O DQS
<0>	I/O mode	1	1	1	0	0	1	1	1	Quad DTR with DQS
		1	1	0	0	0	1	1	1	Quad DTR W/O DQS
		Other	s	,	,		,		•	Reserved
		0	0	0	0	0	0	1	1	3 Dummy
		0	0	0	0	0	1	0	0	4 Dummy
<1>	Dummy cycle configuration ⁽⁶⁻⁷⁾									05~1E: 5~30 Dummy
										(Default=10h)
		Other	S				Reserved			
		1	1	1	1	1	1	1	1	50 Ohm (Default)
	Driver Strength	1	1	1	1	1	1	1	0	35 Ohm
<3>	configuration	1	1	1	1	1	1	0	1	25 Ohm
	connguration	1	1	1	1	1	1	0	0	18 Ohm
		Other	S							Reserved
		1	1	х	х	х	х	х	х	CRC Disabled (Default)
<4>	CRC configuration	1	0	х	х	х	х	х	х	16-Byte CRC
		0	1	х	х	х	х	х	х	32-Byte CRC

Table 8 Volatile Configuration Register



GD55LT02GE

	1		-	-	-	-	-	-		
		0	0	х	х	х	х	х	х	64-Byte CRC
		х	х	1	1	х	х	х	х	ODT Disabled (Default)
	On die termination	х	х	1	0	х	х	х	х	150-Ohm ODT
	On the termination	х	х	0	1	х	х	х	х	100-Ohm ODT
		х	х	0	0	х	x	x	х	50-Ohm ODT
	DLP configuration	х	х	х	х	1	х	х	х	DLP Disabled (Default)
	DEF conliguration	х	х	х	х	0	x	x	х	DLP Enabled
	Protection	х	х	х	х	х	1	x	х	BP Protection (Default)
	configuration	х	х	х	х	х	0	x	х	WPS Protection ⁽⁸⁾
	ECC configuration	х	х	х	х	х	x	x	1	ECC Enabled (Default)
	ECC conliguration	х	х	х	х	х	x	x	0	ECC Disabled
		Othe	rs							Reserved
	Beyond 128Mb	1	1	1	1	1	1	1	1	3-Byte Address (Default)
<5>	-	1	1	1	1	1	1	1	0	4-Byte Address
	addr. configuration	Othe	rs			Reserved				
		1	1	1	1	1	1	1	1	XIP Disabled (Default)
<6>	XIP configuration ⁽⁹⁾	1	1	1	1	1	1	1	0	XIP Enabled
		Othe	rs			Reserved				
		1	1	1	1	1	1	1	1	Wrap Disabled (Default)
		1	1	1	1	1	1	1	0	64-Byte Wrap
<7>	Wrap configuration	1	1	1	1	1	1	0	1	32-Byte Wrap
		1	1	1	1	1	1	0	0	16-Byte Wrap
		Othe	rs			Reserved				
										1

Notes:

1. The number of cycles must be set to accord with the clock frequency, which varies by the type of FAST READ command (See Supported Clock Frequencies table). Insufficient dummy clock cycles for the operating frequency causes the memory to read incorrect data.

2. 03H/13H: SPI 0 dummy; QPI&DTR N/A

3. 05H/70H/9EH/9FH: SPI&QPI 0 dummy; DTR 8 dummy.

4. 3DH: SPI 0dummy; QPI&DTR 8 dummy.

5. 4BH/5AH/B5H/85H: SPI&QPI&DTR 8 dummy.

6. 0BH/0CH/6BH/6CH/48H: SPI 8dummy; QPI&DTR dummy follow CONFIGURATION REGISTER<1> (initiation = 16 dummy)

- 7. EBH/ECH/EDH/EEH: SPI&QPI&DTR dummy follow CONFIGURATION REGISTER<1> (initiation = 16 dummy)
- 8. When WPS protection is enabled, the entire memory array is being protected after Power-up or Reset.
- 9. Only Quad I/O (EBH and ECH) and DTR Quad I/O fast read (EDH and EEH) support wrap read and XIP operation.

DLP bit

The DLP bit is Data Learning Pattern Enable bit, which is writable by B1/81H command. For Quad output, Quad I/O and Quad I/O DTR Fast Read commands, a pre-defined "Data Learning Pattern" can be used by the flash memory controller to determine the flash data output timing on 4 I/O pins. When DLP=0, from the third dummy clock, the flash will output "00110100" Data Learning Pattern sequence on each of the I/O or 4 I/O pins until data output. If the dummy clock is not enough for the output of the whole Data Learning Pattern, the last several bit of the Data Learning Pattern would be cut-off.

GigoDevice Standard and Quad Serial Flash

GD55LT02GE

During this period, controller can fine tune the data latching timing for each I/O pins to achieve optimum system performance. DLP=1 will disable the Data Learning Pattern output.






Figure 5. Data Learning Pattern Sequence Diagram (STR, Dummy Clock ≥ 10)


Note: 12 dummy cycle example





Note: 8 dummy cycle example






Note: 7 dummy cycle example







Note: 5 dummy cycle example

8.3 Supported Clock Frequencies

Table 9 Clock Frequencies of TFBGA-24 (5x5 Ball Array)

Number of Dummy Clock	Quad I/O F	QPI DTR			
Cycle	STR	DTR	WEIDIK		
4	40	40	40		
6	84	84	84		
8	104	104	104		
10	133	133	133		
12	152	152	152		
14	166	166	166		
16 and above	166	200	200		

Table 10 Clock Frequencies of WSON8 (8x6mm)

Number of Dummy Clock	Quad I/O F		
Cycle	STR	DTR	QPI DTR
4	40	40	40
6	84	84	84
8	104	90	90
10	133	90	90
12	152	90	90
14 and above	166	90	90

Table 11 Clock Frequencies of SOP16 (300mil)

Number of Dummy Clock	Quad I/O F		
Cycle	STR	DTR	QPI DTR
4	40	40	40
6	84	84	84
8	104	104	104
10	133	133	133
12	152	152	152

GigoDevice Standard and Quad Serial Flash

GD55LT02GE

14 and above	166	166	166

Note:

1. Values are guaranteed by characterization and not 100% tested in production

2. Dummy clock cycle listed above is recommended. Please contact GigaDevice for clock frequency of dummy clock cycle configuration out of the table above.

8.4 Data Sequence Wraps by Density

Table 12 Sequen	ce of Bytes during	Wrap
-----------------	--------------------	------

Starting Address	16-Byte Wrap	32-Byte Wrap	64-Byte Wrap
0	0-1-215-0-1	0-1-231-0-1	0-1-263-0-1
1	1-215-0-1-2	1-231-0-1-2	1-263-0-1-2
15	15-0-1-2-315-0-1	15-16-1731-0-1	15-16-1763-0-1
31	-	31-0-1-2-331-0-1	31-32-3363-0-1
63	-	-	63-0-163-0-1



9 COMMAND DESCRIPTIONS

All commands, addresses and data are shifted in and out of the device, beginning with the most significant bit on the first rising edge of SCLK after CS# is driven low. Then, the one-Byte command code must be shifted in to the device, with most significant bit first on SI, and each bit is latched on the rising edges of SCLK.

Every command sequence starts with a one-Byte command code. Depending on the command, this might be followed by address Bytes, or by data Bytes, or by both or none. CS# must be driven high after the last bit of the command sequence has been completed. For the command of Read, Fast Read, Read Status Register or Release from Deep Power-Down, and Read Device ID, the shifted-in command sequence is followed by a data-out sequence. All read instruction can be completed after any bit of the data-out sequence is being shifted out, and then CS# must be driven high to return to deselected status.

For the command of Page Program, Sector Erase, Block Erase, Chip Erase, Write Status Register, Write Enable, Write Disable or Deep Power-Down command, CS# must be driven high exactly at a Byte boundary, otherwise the command is rejected, and is not executed. That is CS# must be driven high when the number of clock pulses after CS# being driven low is an exact multiple of eight. For Page Program, if at any time the input Byte is not a full Byte, nothing will happen and WEL will not be reset.

		Standar	d SPI	Quad SP	I DTR		
Command name	Code	Command- Address- Data	Dummy Clock Cycles	Command- Address- Data (s-d-d)	Dummy Clock Cycles	Address Bytes	Data Bytes
Software Reset Operations	;		1		1		
Enable Reset	66H	1-0-0	0	4-0-0	0	0	0
Reset	99H	1-0-0	0	4-0-0	0	0	0
Read ID Operations							
Read Identification	9E/9FH	1-0-(1)	0	4-0-(4)	8	0	1 to ∞
Read Serial Flash Discoverable Parameter	5AH	1-1-(1)	8	4-4-(4)	8	3	1 to ∞
Read Unique ID	4BH	1-1-(1)	8	4-4-(4)	8	3(4)	1 to ∞
Read Memory Operations			l		l	L	
Read Data Bytes	03H	1-1-(1)	0	-	-	3(4)	1 to ∞
Read Data Bytes at Higher Speed	0BH	1-1-(1)	8	4-4-(4)	16	3(4)	1 to ∞
Quad Output Fast Read	6BH	1-1-(4)	8	4-4-(4)	16	3(4)	1 to ∞
Quad I/O Fast Read	EBH	1-4-(4)	16	4-4-(4)	16	3(4)	1 to ∞
Quad I/O DTR Fast Read	EDH	1-4d-(4d)	16	4-4-(4)	16	3(4)	1 to ∞
Read Memory Operations	with 4-Byte	Address					
4-Byte Read Data Bytes	13H	1-1-(1)	0	-	-	4	1 to ∞
4-Byte Read Data Bytes at Higher Speed	0CH	1-1-(1)	8	4-4-(4)	16	4	1 to ∞

Table 13 Commands (Standard SPI & DTR Quad SPI)



GD55LT02GE

4-Byte Quad Output Fast Read	6CH	1-1-(4)	8	4-4-(4)	16	4	1 to ∞
4-Byte Quad I/O Fast Read	ECH	1-4-(4)	16	4-4-(4)	16	4	1 to ∞
4-Byte Quad I/O DTR Fast Read	EEH	1-4d-(4d)	16	4-4-(4)	16	4	1 to ∞
Write Operations							
Write Enable	06H	1-0-0	0	4-0-0	0	0	0
Write Disable	04H	1-0-0	0	4-0-0	0	0	0
Write Enable for Volatile Status Register	50H	1-0-0	0	4-0-0	0	0	0
Read Register Operations							
Read Status Register	05H	1-0-(1)	0	4-0-(4)	8	0	1 to ∞
Read Flag Status Register	70H	1-0-(1)	0	4-0-(4)	8	0	1 to ∞
Read Nonvolatile	7011	10(1)	0	10(1)	0	Ŭ	1 10
Configuration Register	B5H	1-1-(1)	8	4-4-(4)	8	3(4)	1
Read Volatile Configuration Register	85H	1-1-(1)	8	4-4-(4)	8	3(4)	1
Read Extended Address	C8H	1-0-(1)	0	4-0-(4)	8	0	1
Register							
Write Register Operations	0411	4.0.4		4.0.4		0	
Write Status Register	01H	1-0-1	0	4-0-4	0	0	1
Write Nonvolatile Configuration Register	B1H	1-1-1	0	4-4-4	0	3(4)	1
Write Volatile Configuration Register	81H	1-1-1	0	4-4-4	0	3(4)	1
Write Extended Address Register	C5H	1-0-1	0	4-0-4	0	0	1
Program Operations							
Page Program	02H	1-1-1	0	4-4-4	0	3(4)	1 to 256
Quad Page Program	32H	1-1-4	0	4-4-4	0	3(4)	1 to 256
Extended Quad Page Program	C2H	1-4-4	0	4-4-4	0	3(4)	1 to 256
Program Operations with 4-	-Byte Add	ress					
4-Byte Page Program	12H	1-1-1	0	4-4-4	0	4	1 to 256
4-Byte Quad Page Program	34H	1-1-4	0	4-4-4	0	4	1 to 256
4-Byte Extended Quad Page Program	3EH	1-4-4	0	4-4-4	0	4	236 1 to 256
Erase Operations							200
Sector Erase	20H	1-1-0	0	4-4-0	0	3(4)	0

GD55LT02GE-Rev1.2



GD55LT02GE

32KB Block Erase	52H	1-1-0	0	4-4-0	0	3(4)	0
64KB Block Erase	D8H	1-1-0	0	4-4-0	0	3(4)	0
Chip Erase	C7/60H	1-0-0	0	4-0-0	0	0	0
Erase Operations with 4-B	yte Addres	S					
4-Byte Sector Erase	21H	1-1-0	0	4-4-0	0	4	0
4-Byte 32KB Block Erase	5CH	1-1-0	0	4-4-0	0	4	0
4-Byte 64KB Block Erase	DCH	1-1-0	0	4-4-0	0	4	0
Suspend/Resume Operation	ons					I	
Program/Erase Suspend	75H	1-0-0	0	4-0-0	0	0	0
Program/Erase Resume	7AH	1-0-0	0	4-0-0	0	0	0
One-Time Programmable (OTP) Oper	ations				1	
Read Security Registers	48H	1-1-(1)	8	4-4-(4)	16	3(4)	1 to ∞
Program Security							1 to
Registers	42H	1-1-1	0	4-4-4	0	3(4)	256
Erase Security Registers	44H	1-1-0	0	4-4-0	0	3(4)	0
QPI Mode Operation							
Enable QPI	38H	1-0-0	0	4-0-0	0	0	0
4-Byte Address Mode Ope	rations					ł	
Enable 4-Byte Address	5-11	4.0.0		4.0.0			
Mode	B7H	1-0-0	0	4-0-0	0	0	0
Disable 4-Byte Address	FOLI	4.0.0	0	4.0.0		_	
Mode	E9H	1-0-0	0	4-0-0	0	0	0
Deep Power-Down Operati	ons						
Deep Power-Down	B9H	1-0-0	0	4-0-0	0	0	0
Release From Deep		1-0-0	0	4.0.0	0	0	0
Power-Down	ABH	1-0-0	0	4-0-0	0	0	0
Advanced Sector Protection	on Operatio	ons					
Individual Block/Sector	261	110	0	4.4.0	0	2(4)	0
Lock	36H	1-1-0	0	4-4-0	0	3(4)	0
Individual Block/Sector	39H	1-1-0	0	4-4-0	0	3(4)	0
Unlock	290	1-1-0	U	4-4-0	U	3(4)	U
Read Individual	3DH	1-1-(1)	0	4-4-(4)	8	3(4)	1
Block/Sector Lock	300	1-1-(1)	U	4-4-(4)	0	3(4)	1
Global Block/Sector Lock	7EH	1-0-0	0	4-0-0	0	0	0
Global Block/Sector Unlock	98H	1-0-0	0	4-0-0	0	0	0

Table 14 Commands (QPI)

Command name	Code	Command- Address-Data	Dummy Clock Cycles	Address Bytes	Data Bytes
Software Reset Operations					
Enable Reset	66H	4-0-0	0	0	0
Reset	99H	4-0-0	0	0	0



GD55LT02GE

Read ID Operations					
Read Identification	9E/9FH	4-0-(4)	0	0	1 to ∞
Read Serial Flash Discoverable	5AH	4-4-(4)	8	3	1 to ∞
Parameter	ЭАП	4-4-(4)	0	3	110 ~
Read Unique ID	4BH	4-4-(4)	8	3(4)	1 to ∞
Read Memory Operations					
Read Data Bytes at Higher Speed	0BH	4-4-(4)	8	3(4)	1 to ∞
Quad Output Fast Read	6BH	4-4-(4)	8	3(4)	1 to ∞
Quad I/O Fast Read	EBH	4-4-(4)	16	3(4)	1 to ∞
Quad I/O DTR Fast Read	EDH	4-4d-(4d)	16	3(4)	1 to ∞
Read Memory Operations with 4-By	/te Address			·	
4-Byte Read Data Bytes at Higher Speed	0CH	4-4-(4)	8	4	1 to ∞
4-Byte Quad Output Fast Read	6CH	4-4-(4)	8	4	1 to ∞
4-Byte Quad I/O Fast Read	ECH	4-4-(4)	16	4	1 to ∞
4-Byte Quad I/O DTR Fast Read	EEH	4-4d-(4d)	16	4	1 to ∞
Write Operations			10	–	110 **
Write Enable	06H	4-0-0	0	0	0
Write Disable	04H	4-0-0	0	0	0
Write Enable for Volatile Status	50H	400		0	0
Register	3011				
Read Register Operations					
Read Status Register	05H	4-0-(4)	0	0	1 to ∞
Read Flag Status Register	70H	4-0-(4)	0	0	1 to ∞
Read Nonvolatile Configuration					
Register	B5H	4-4-(4)	8	3(4)	1
Read Volatile Configuration	85H	4-4-(4)	8	3(4)	1
Register	0011	4.0 (4)		0	
Read Extended Address Register	C8H	4-0-(4)	0	0	1
QPI Mode Operation		4.0.0			
Disable QPI	FFH	4-0-0	0	0	0
Write Register Operations	0411	4.0.4			
Write Status Register	01H	4-0-4	0	0	1
Write Nonvolatile Configuration Register	B1H	4-4-4	0	3(4)	1
Write Volatile Configuration				1	
Register	81H	4-4-4	0	3(4)	1
Write Extended Address Register	C5H	4-0-4	0	0	1
Program Operations	1 1		1	1	1
Page Program	02H	4-4-4	0	3(4)	1 to 256
	32H	4-4-4	0	3(4)	1 to 256
Quad Page Program	-				



GD55LT02GE

Program Operations with 4-Byte A	ddress				
4-Byte Page Program	12H	4-4-4	0	4	1 to 256
4-Byte Quad Page Program	34H	4-4-4	0	4	1 to 256
4-Byte Extended Quad Page	3EH	4 4 4	0	4	1 to 256
Program	JEH	4-4-4	0	4	1 to 256
Erase Operations					
Sector Erase	20H	4-4-0	0	3(4)	0
32KB Block Erase	52H	4-4-0	0	3(4)	0
64KB Block Erase	D8H	4-4-0	0	3(4)	0
Chip Erase	C7/60H	4-0-0	0	0	0
Erase Operations with 4-Byte Add	ess		•		
4-Byte Sector Erase	21H	4-4-0	0	4	0
4-Byte 32KB Block Erase	5CH	4-4-0	0	4	0
4-Byte 64KB Block Erase	DCH	4-4-0	0	4	0
Suspend/Resume Operations					
Program/Erase Suspend	75H	4-0-0	0	0	0
Program/Erase Resume	7AH	4-0-0	0	0	0
One-Time Programmable (OTP) Op	erations				
Read Security Registers	48H	4-4-(4)	8	3(4)	1 to ∞
Program Security Registers	42H	4-4-(4)	0	3(4)	1 to 256
Erase Security Registers	44H	4-4-0	0	3(4)	0
4-ByteAddress Mode Operations			•		
Enable 4-Byte Address Mode	B7H	4-0-0	0	0	0
Disable 4-Byte Address Mode	E9H	4-0-0	0	0	0
Deep Power-Down Operations			•		
Deep Power-Down	B9H	4-0-0	0	0	0
Release From Deep Power-Down	ABH	4-0-0	0	0	0
Advanced Sector Protection Opera	tions		•		
Individual Block/Sector Lock	36H	4-4-0	0	3(4)	0
Individual Block/Sector Unlock	39H	4-4-0	0	3(4)	0
Read Individual Block/Sector Lock	3DH	4-4-(4)	8	3(4)	1
Global Block/Sector Lock	7EH	4-0-0	0	0	0
Global Block/Sector Unlock	98H	4-0-0	0	0	0


Table of ID Definitions GD55LT02GE

Operation Code	M7-M0	ID23-ID16	ID15-ID8	ID7-ID0
9E/9FH	C8	66	1C	FF



9.1 Enable 4-Byte Mode (B7H)

The Enable 4-Byte Mode command enables accessing the address length of 32-bit for the memory area of the higher density (larger than 128Mb). After sending the Enable 4-Byte Mode command, the ADS bit (FS0) will be set to 1 to indicate the 4-Byte address mode has been enabled. Once the 4-Byte address mode is enabled, the address length becomes 32-bit.








Figure 10 Enable 4-Byte Mode Sequence Diagram (QPI and Quad DTR)



9.2 Disable 4-Byte Mode (E9H)

The Disable 4-Byte Mode command is executed to exit the 4-Byte address mode and enter the 3-Byte address mode. After sending the Disable 4-Byte Mode command, the ADS bit (FS0) will be clear to be 0 to indicate the 4-Byte address mode has been disabled, and then the address length will return to 24-bit.







Figure 12 Disable 4-Byte Mode Sequence Diagram (QPI and Quad DTR)





9.3 Write Enable (WREN) (06H)

The Write Enable (WREN) command is for setting the Write Enable Latch (WEL) bit. The Write Enable Latch (WEL) bit must be set prior to every Page Program (PP), Sector Erase (SE), Block Erase (BE), Chip Erase (CE), Write Status Register (WRSR), Write Extended Address Register (WEAR), Write Nonvolatile/Volatile configure register and Erase/Program Security Registers command. The Write Enable (WREN) command sequence: CS# goes low \rightarrow sending the Write Enable command \rightarrow CS# goes high.







Figure 14 Write Enable Sequence Diagram (QPI and Quad DTR)



9.4 Write Disable (WRDI) (04H)

The Write Disable command is for resetting the Write Enable Latch (WEL) bit. The Write Disable command sequence: CS# goes low \rightarrow Sending the Write Disable command \rightarrow CS# goes high. The WEL bit is reset by following condition: Power-up and upon completion of the Write Status Register, Write Extended Address Register (WEAR), Write Nonvolatile/Volatile configure register, Page Program, Sector Erase, Block Erase, Chip Erase, Erase/Program Security Registers and Reset commands.







Figure 16 Write Disable Sequence Diagram (QPI and Quad DTR)





9.5 Write Enable for Volatile Status Register (50H)

The non-volatile Status Register bits can also be written to as volatile bits. This gives more flexibility to change the system configuration and memory protection schemes quickly without waiting for the typical non-volatile bit write cycles or affecting the endurance of the Status Register non-volatile bits. The Write Enable for Volatile Status Register command must be issued prior to a Write Status Register command, and any other commands cannot be inserted between them. Otherwise, Write Enable for Volatile Status Register command will not set the Write Enable for Volatile Status Register command will not set the Write Enable Latch bit, it is only valid for the Write Status Register command to change the volatile Status Register bit values.







Figure 18 Write Enable for Volatile Status Register Sequence Diagram (QPI and Quad DTR)



9.6 Write Status Register (WRSR) (01H)

The Write Status Register (WRSR) command allows new values to be written to the Status Register. Before it can be accepted, a Write Enable (WREN) command must previously have been executed. After the Write Enable (WREN) command has been decoded and executed, the device sets the Write Enable Latch (WEL).

CS# must be driven high after the eighth of the data Byte has been latched in. Otherwise, the Write Status Register (WRSR) command is not executed. As soon as CS# is driven high, the self-timed Write Status Register cycle (whose duration is tW) is initiated. While the Write Status Register cycle is in progress, the Status Register may still be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Write Status Register cycle, and is 0 when it is completed. When the cycle is completed, the Write Enable Latch (WEL) is reset.

The Write Status Register (WRSR) command allows the user to change the values of the Block Protect (BP4, BP3, BP2, BP1, and BP0) bits, to define the size of the area that is to be treated as read-only. The Write Status Register (WRSR) command also allows the user to set or reset the Status Register Protect (SRP0) bit in accordance with the Write Protect (WP#) signal. The Status Register Protect (SRP1 and SRP0) bits and Write Protect (WP#) signal allow the device to be put in the Hardware Protected Mode. The Write Status Register (WRSR) command is not executed once the Hardware Protected Mode is entered.










Figure 20 Write Status Register Sequence Diagram (QPI)







9.7 Write Extended Address Register (C5H)

The Extended Address Register is a volatile register that stores the 4th Byte address (A31-A24) when the device is operating in the 3-Byte Address Mode (ADS=0). To write the Extended Address Register bits, a Write Enable (06H) instruction must previously have been executed for the device to accept the Write Extended Address Register instruction (Status Register bit WEL must equal 1). Once write enabled, the instruction is entered by driving CS# low, sending the instruction code "C5H", and then writing the Extended Address Register data Byte.

Upon power up or the execution of a Software/Hardware Reset, the Extended Address Register bit values will be cleared to 0.

The Extended Address Bit is only effective when the device is in the 3-Byte Address Mode. When the device operates in the 4-Byte Address Mode (ADS=1), any command with address input of A31-A24 will replace the Extended Address Register values. It is recommended to check and update the Extended Address Register if necessary when the device is switched from 4-Byte to 3-Byte Address Mode.



Figure 22 Write Extended Address Register Sequence Diagram (SPI)




Figure 23 Write Extended Address Register Sequence Diagram (QPI)





Figure 24 Write Extended Register Sequence Diagram (DTR, QPI)




9.8 Write Nonvolatile/Volatile Configuration Register (B1H/81H)

The Write Nonvolatile/Volatile Configuration Register (WRCR) command allows new values to be written to the Nonvolatile/Volatile Configuration Register. Before it can be accepted, a Write Enable (WREN) command must previously have been executed. After the Write Enable (WREN) command has been decoded and executed, the device sets the Write Enable Latch (WEL).

CS# must be driven high after the data Byte has been latched in. If not, the Write Configuration Register (WRCR) command is not executed. As soon as CS# is driven high, the self-timed Write Configuration Register cycle (whose duration is tW for B1H) is initiated. The Write In Progress (WIP) bit is 1 during the self-timed Write Configuration Register cycle, and is 0 when it is completed. When the cycle is completed, the Write Enable Latch (WEL) is reset.













Figure 26 Write Nonvolatile/Volatile Configuration Register Sequence Diagram (QPI)

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.


Figure 27 Write Nonvolatile/Volatile Configuration Register Sequence Diagram (Quad DTR)




Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

9.9 Read Status Register (05H)

The Read Status Register command is for reading the Status Register. The Status Register may be read at any time, even while a Program, Erase or Write Status Register cycle is in progress. When one of these cycles is in progress, it is recommended to check the Write in Progress (WIP) bit before sending a new command to the device. It is also possible to read the Status Register continuously. For command code "05H", the SO will output Status Register bits S7~S0. In QPI mode, 8 dummy clocks is required between the command and data when the clock frequency is higher than 104MHz.














Figure 31 Read Status Register Sequence Diagram (Quad DTR)




9.10 Read Flag Status Register (70H)

The Read Flag Status Register command is for reading the Flag Status Register. The Flag Status Register may be read at any time, even while a Program, Erase or Write Status Register cycle is in progress. When one of these cycles is in progress, it is also possible to read the Flag Status Register continuously. In QPI mode, 8 dummy clocks is required between the command and data when the clock frequency is higher than 104MHz.







GD55LT02GE-Rev1.2



Figure 34 Read Flag Status Register Sequence Diagram (QPI, fSCLK > 104MHz)






Figure 35 Read Flag Status Register Sequence Diagram (Quad DTR)




9.11 Read Nonvolatile/Volatile Configuration Register (B5H/85H)

The Read Nonvolatile/Volatile Configuration Register command is for reading the Nonvolatile/Volatile Configuration Registers. It is followed by a 3-Byte address (A23-A0) or a 4-Byte address (A31-A0) and a dummy Byte, and each bit is latched-in on the rising edge of SCLK. Then the Configuration Register, at that address, is shifted out on SO, and each bit is shifted out, at a Max frequency fc, on the falling edge of SCLK. Read Nonvolatile/Volatile Configuration Register command, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.








Figure 38 Read Configuration Registers Sequence (Quad DTR)

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

9.12 Read Extended Address Register (C8H)

The Read Extended Address Register instruction is entered by driving CS# low and shifting the instruction code "C8H" into the SI pin on the rising edge of SCLK. The Extended Address Register bits are then shifted out on the SO pin at the falling edge of SCLK with most significant bit (MSB) first. In QPI mode, 8 dummy clocks is required between the command and data when the clock frequency is higher than 104MHz.

When the device is in the 4-Byte Address Mode, the value of the address bits is ignored.






Figure 40 Read Extended Address Register Sequence Diagram (QPI , fscLK≤104MHz)




Figure 41 Read Extended Address Register Sequence Diagram (QPI, fsclk > 104MHz)







Figure 42 Read Extended Address Register Sequence Diagram (Quad DTR)



9.13 Read Data Bytes (03H/13H)

The Read Data Bytes (READ) command is followed by a 3-Byte address (A23-A0) or a 4-Byte address (A31-A0), and each bit is latched-in on the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, and each bit is shifted out, at a Max frequency fR, on the falling edge of SCLK. The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shifted out. The whole memory can, therefore, be read with a single Read Data Bytes (READ) command. Any Read Data Bytes (READ) command, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.








9.14 Read Data Bytes at Higher Speed (0BH/0CH)


The Read Data Bytes at Higher Speed (Fast Read) command is for quickly reading data out. It is followed by a 3-Byte address (A23-A0) or a 4-Byte address (A31-A0) and dummy clocks, and each bit is latched-in on the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, and each bit is shifted out, at a Max frequency fc, on the falling edge of SCLK. The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shifted out.





Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.


Figure 45 Read Data Bytes at Higher Speed Sequence Diagram (QPI)



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.



Figure 46 Read Data Bytes at Higher Speed Sequence Diagram (Quad DTR)



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

9.15 Quad Output Fast Read (6BH/6CH)

The Quad Output Fast Read command is followed by 3-Byte address (A23-A0) or a 4-Byte address (A31-A0) and dummy clocks, and each bit is latched in on the rising edge of SCLK, then the memory contents are shifted out 4-bit per clock cycle from IO3, IO2, IO1 and IO0. The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shifted out.






Figure 47 Quad Output Fast Read Sequence Diagram (SPI)










Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.


Quad I/O Fast Read (EBH/ECH) 9.16

The Quad I/O Fast Read command is similar to the Quad Output Fast Read command but with the capability to input the 3-Byte address (A23-0) or a 4-Byte address (A31-A0) and a "Continuous Read Mode" Byte and dummy clocks. 4-bit is transferred per clock by IO0, IO1, IO2, IO3, and each bit is latched in on the rising edge of SCLK, then the memory contents are shifted out 4-bit per clock cycle from IO0, IO1, IO2, IO3. The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shifted out.



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit. 44










Figure 52 Quad I/O Fast Read Sequence Diagram (Quad DTR, M5-4≠ (1, 0))

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.


Quad I/O Fast Read with "Continuous Read Mode"


The Quad I/O Fast Read command can further reduce command overhead through setting the "Continuous Read Mode" bits (M7-0) after the input 3-Byte address (A23-A0) or 4-Byte address (A31-A0). If the "Continuous Read Mode" bits (M5-4) = (1, 0), then the next Quad I/O Fast Read command (after CS# is raised and then lowered) does not require the EBH/ECH command code. If the "Continuous Read Mode" bits (M5-4) do not equal to (1, 0), the next command requires the command code, thus returning to normal operation. The only way to quit the Quad I/O Continuous Read Mode" is to set the "Continuous Read Mode" bits (M5-4) not equal to (1, 0).











Quad I/O Fast Read with "16/32/64-Byte Wrap Around"

The Quad I/O Fast Read command can be used to access a specific portion within a page by issuing Wrap configuration register Byte prior to EBH/ECH. The data being accessed can be limited to either a 16/32/64-Byte section of a 256-Byte page. The output data starts at the initial address specified in the command, once it reaches the ending boundary of the 16/32/64-Byte section, the output will wrap around the beginning boundary automatically until CS# is pulled high to terminate the command.

The Burst with Wrap feature allows applications that use cache to quickly fetch a critical address and then fill the cache afterwards within a fixed length (16/32/64-Byte) of data without issuing multiple read commands.

9.17 Quad I/O DTR Read (EDH/EEH)

The Quad I/O DTR Read instruction enables Double Transfer Rate throughput on quad I/O of Serial Flash in read mode. The address (interleave on 4 I/O pins) is latched on both rising and falling edge of SCLK, and data (interleave on 4 I/O pins) shift out on both rising and falling edge of SCLK. The 8-bit address can be latched-in at one clock, and 8-bit data can be read out at one clock, which means four bits at rising edge of clock, the other four bits at falling edge of clock. The first address Byte can be at any location. The address is automatically increased to the next higher address after each Byte data is shifted out, so the whole memory can be read out at a single Quad I/O DTR Read command. The address counter rolls over to 0 when the highest address has been reached.

While Program/Erase/Write Status Register cycle is in progress, Quad I/O DTR Read command is rejected without any impact on the Program/Erase/Write Status Register current cycle.







Figure 55. DTR Quad I/O Fast Read Sequence Diagram (SPI, M5-4 ≠ (1, 0))











Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

Quad I/O DTR Read with "Continuous Read Mode"

The Quad I/O DTR Read command can further reduce command overhead through setting the "Continuous Read Mode" bits (M7-0) after the input address. If the "Continuous Read Mode" bits (M5-4) = (1, 0), then the next Quad I/O DTR Read command (after CS# is raised and then lowered) does not require the EDH/EEH command code. If the "Continuous Read Mode" bits (M5-4) do not equal to (1, 0), the next command requires the first EDH/EEH command code, thus returning to normal operation. The only way to quit the Quad I/O DTR Continuous Read Mode" is to set the "Continuous Read Mode" bits (M5-4) not equal to (1, 0).





Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

Quad I/O DTR Fast Read with "16/32/64-Byte Wrap Around"

The Quad I/O DTR Fast Read command can be used to access a specific portion within a page by issuing Wrap

GigaDevice Standard and Quad Serial Flash

configuration register Byte prior to EDH/EEH. The data being accessed can be limited to either a 16/32/64-Byte section of a 256-Byte page. The output data starts at the initial address specified in the command, once it reaches the ending boundary of the 16/32/64-Byte section, the output will wrap around the beginning boundary automatically until CS# is pulled high to terminate the command.

The Burst with Wrap feature allows applications that use cache to quickly fetch a critical address and then fill the cache afterwards within a fixed length (16/32/64-Byte) of data without issuing multiple read commands.

9.18 Page Program (PP) (02H/12H)

The Page Program (PP) command is for programming the memory. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Page Program command.

The Page Program (PP) command is entered by driving CS# Low, followed by the command code, three or four address Bytes and at least one data Byte on SI. If the 8 least significant address bits (A7-A0) are not all zero, all transmitted data that goes beyond the end of the current page are programmed from the start address of the same page (from the address whose 8 least significant bits (A7-A0) are all zero). CS# must be driven low for the entire duration of the sequence. The Page Program command sequence: CS# goes low \rightarrow sending Page Program command \rightarrow 3-Byte address or 4-Byte address on SI \rightarrow at least 1 Byte data on SI \rightarrow CS# goes high. If more than 256 Bytes are sent to the device, previously latched data are discarded and the last 256 data Bytes are guaranteed to be programmed correctly within the same page. If less than 256 data Bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other Bytes of the same page. CS# must be driven high after the eighth bit of the last data Byte has been latched in; otherwise the Page Program (PP) command is not executed.

As soon as CS# is driven high, the self-timed Page Program cycle (whose duration is t_{PP}) is initiated. While the Page Program cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Page Program (PP) command applied to a page which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) is not executed.





Figure 59 Page Program Sequence Diagram (SPI)








Figure 61 Page Program Sequence Diagram (Quad DTR)

9.19 Quad Page Program (32H/34H)

The Quad Page Program command is for programming the memory using four pins: IO0, IO1, IO2, and IO3. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Page Program command. The quad Page Program command is entered by driving CS# Low, followed by the command code (32H/34H), three or four address Bytes and at least one data Byte on IO pins.

If more than 256 Bytes are sent to the device, previously latched data are discarded and the last 256 data Bytes are guaranteed to be programmed correctly within the same page. If less than 256 data Bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other Bytes of the same page. CS# must be driven high after the eighth bit of the last data Byte has been latched in; otherwise the Quad Page Program (PP) command is not executed.


As soon as CS# is driven high, the self-timed Quad Page Program cycle (whose duration is t_{PP}) is initiated. While the Quad Page Program cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Quad Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Quad Page Program command applied to a page which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) is not executed.

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.







Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.




Figure 63 Quad Page Program Sequence Diagram (QPI)

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.







Figure 64 Quad Page Program Sequence Diagram (Quad DTR)

Extend Quad Page Program (C2H/3EH) 9.20

The Extend Quad Page Program command is for programming the memory using four pins: IO0, IO1, IO2, and IO3. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Page Program command. The extend quad Page Program command is entered by driving CS# Low, followed by the command code (C2H/3EH), three or four address Bytes and at least one data Byte on IO pins.

If more than 256 Bytes are sent to the device, previously latched data are discarded and the last 256 data Bytes are guaranteed to be programmed correctly within the same page. If less than 256 data Bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other Bytes of the same page. CS# must be driven high after the eighth bit of the last data Byte has been latched in; otherwise the Extend Quad Page Program (EPP) command is not executed.


As soon as CS# is driven high, the self-timed Extend Quad Page Program cycle (whose duration is tPP) is initiated. While the Extend Quad Page Program cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Extend Quad Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. An Extend Quad Page Program command applied to a page which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) is not executed.




Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit. GD55LT02GE-Rev1.2 51

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.









Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

9.21 Sector Erase (SE) (20H/21H)

The Sector Erase (SE) command is erased the all data of the chosen sector. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The Sector Erase (SE) command is entered by driving CS# low, followed by the command code, and 3- Byte address or 4-Byte address on SI. Any address inside the sector is a valid address for the Sector Erase (SE) command. CS# must be driven low for the entire duration of the sequence. The Sector Erase command sequence: CS# goes low \rightarrow sending Sector Erase command \rightarrow 3-Byte address or 4-Byte address on SI \rightarrow CS# goes high. CS# must be driven high after the eighth bit of the last address Byte has been latched in; otherwise the Sector Erase (SE) command is not executed. As soon as CS# is driven high, the self-timed Sector Erase cycle (whose duration is tsE) is initiated. While the Sector Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Sector Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A Sector Erase (SE) command applied to a sector which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) bits is not executed.









GD55LT02GE-Rev1.2








Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

9.22 32KB Block Erase (BE32) (52H/5CH)

The 32KB Block Erase command is erased the all data of the chosen block. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The 32KB Block Erase command is entered by driving CS# low, followed by the command code, and 3-Byte address or 4-Byte address on SI. Any address inside the block is a valid address for the 32KB Block Erase command. CS# must be driven low for the entire duration of the sequence.

The 32KB Block Erase command sequence: CS# goes low \rightarrow sending 32KB Block Erase command \rightarrow 3-Byte address or 4-Byte address on SI \rightarrow CS# goes high. CS# must be driven high after the eighth bit of the last address Byte has been latched in; otherwise the 32KB Block Erase command is not executed. As soon as CS# is driven high, the self-timed Block Erase cycle (whose duration is t_{BE1}) is initiated. While the Block Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Block Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A 32KB Block Erase command applied to a block which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) bits is not executed.











Figure 73 32KB Block Erase Sequence Diagram (Quad DTR)





Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

9.23 64KB Block Erase (BE64) (D8H/DCH)


The 64KB Block Erase command is erased the all data of the chosen block. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The 64KB Block Erase command is entered by driving CS# low, followed by the command code, and 3-Byte address or 4-Byte address on SI. Any address inside the block is a valid address for the 64KB Block Erase command. CS# must be driven low for the entire duration of the sequence.

The 64KB Block Erase command sequence: CS# goes low \rightarrow sending 64KB Block Erase command \rightarrow 3-Byte address or 4-Byte address on SI \rightarrow CS# goes high. CS# must be driven high after the eighth bit of the last address Byte has been latched in; otherwise the 64KB Block Erase command is not executed. As soon as CS# is driven high, the self-timed Block Erase cycle (whose duration is t_{BE2}) is initiated. While the Block Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Block Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A 64KB Block Erase command applied to a block which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) bits is not executed.














Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

9.24 Chip Erase (CE) (60/C7H)

The Chip Erase (CE) command is erased the all data of the chip. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit .The Chip Erase (CE) command is entered by driving CS# Low, followed by the command code on Serial Data Input (SI). CS# must be driven Low for the entire duration of the sequence. The Chip Erase command sequence: CS# goes low \rightarrow sending Chip Erase command \rightarrow CS# goes high. CS# must be driven high after the eighth bit of the command code has been latched in; otherwise the Chip Erase command is not executed. As soon as CS# is driven high, the self-timed Chip Erase cycle (whose duration is t_{CE}) is initiated. While the Chip Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Chip Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. The Chip Erase (CE) command is executed if the Block Protect (BP2, BP1, and BP0) bits are 0 The Chip Erase (CE) command is ignored if one or more sectors are protected.

Figure 77 Chip Erase Sequence Diagram (SPI)





Figure 78 Chip Erase Sequence Diagram (QPI and Quad DTR)





9.25 Enable QPI (38H)

The device support both Standard/Quad SPI and QPI mode. The "Enable QPI (38H)" command can switch the device from SPI mode to QPI mode. In order to switch the device to QPI mode, "Enable QPI (38H)" command must be issued. When the device is switched from SPI mode to QPI mode, the existing Write Enable Latch and Program/Erase Suspend status, and the Wrap Length setting will remain unchanged.








Figure 80 Enable QPI mode command Sequence Diagram (Quad DTR)



9.26 Disable QPI (FFH)

To exit the QPI mode and return to Standard/Quad SPI mode, the "Disable QPI (FFH)" command must be issued. When the device is switched from QPI mode to SPI mode, the existing Write Enable Latch and Program/Erase Suspend status, and the Wrap Length setting will remain unchanged.

Figure 81 Disable QPI mode command Sequence Diagram (QPI and Quad DTR)



9.27 Deep Power-Down (DP) (B9H)

Executing the Deep Power-Down (DP) command is the only way to put the device in the lowest consumption mode (the Deep Power-Down Mode). It can also be used as an extra software protection mechanism, while the device is not in active use, since in this mode, the device ignores all Write, Program and Erase commands. Driving CS# high deselects the device, and puts the device in the Standby Mode (if there is no internal cycle currently in progress). But this mode is not the Deep Power-Down Mode. The Deep Power-Down Mode can only be entered by executing the Deep Power-Down (DP) command. Once the device has entered the Deep Power-Down Mode, all commands are ignored except the Release from Deep Power-Down (ABH) or Enable Reset (66H) and Reset (99H) commands. These commands can release the device from this mode. The Release from Deep Power-Down command releases the device from deep power down mode.

GigaDevice Standard and Quad Serial Flash

The Deep Power-Down Mode automatically stops at Power-Down, and the device is in the Standby Mode after Power-Up. The Deep Power-Down command sequence: CS# goes low \rightarrow sending Deep Power-Down command \rightarrow CS# goes high. CS# must be driven high after the eighth bit of the command code has been latched in; otherwise the Deep Power-Down (DP) command is not executed. As soon as CS# is driven high, it requires a delay of t_{DP} before the supply current is reduced to I_{CC2} and the Deep Power-Down Mode is entered. Any Deep Power-Down (DP) command, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.





Figure 82 Deep Power-Down Sequence Diagram (SPI)





9.28 Release from Deep Power-Down (ABH)

To release the device from the Power-Down state, the command is issued by driving the CS# pin low, shifting the instruction code "ABH" and driving CS# high. Release from Power-Down will take the time duration of t_{RES1} (See AC Characteristics) before the device will resume normal operation and other command are accepted. The CS# pin must remain high during the t_{RES1} time duration.

When used to release the device from the Power-Down state, the command is the same as previously described, After this time duration the device will resume normal operation and other command will be accepted. If the Release from Power-Down command is issued while an Erase, Program or Write cycle is in process (when WIP equal 1) the command is ignored and will not have any effects on the current cycle.









Figure 85 Release Power-Down Sequence Diagram (QPI & Quad DTR)




9.29 Read Unique ID (4BH)

The Read Unique ID command accesses a factory-set read-only 128bit number that is unique to each device. The Unique ID can be used in conjunction with user software methods to help prevent copying or cloning of a system.


The Read Unique ID command sequence: CS# goes low \rightarrow sending Read Unique ID command \rightarrow 3-Byte address (000000H) or 4-Byte address (0000000H) on SI \rightarrow 1 Byte Dummy \rightarrow 128bit Unique ID Out \rightarrow CS# goes high.

Figure 86 Read Unique ID Sequence Diagram (SPI)



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.






Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.



Figure 88 Read Unique ID Sequence Diagram (Quad DTR)



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

9.30 Read Identification (RDID) (9FH/9EH)

The Read Identification (RDID) command allows the 8-bit manufacturer identification to be read, followed by three Bytes of device identification. The device identification indicates the memory type in the first Byte, and the memory capacity of the device in the second Byte. The Read Identification (RDID) command while an Erase or Program cycle is in progress, is not decoded, and has no effect on the cycle that is in progress. The Read Identification (RDID) command should not be issued while the device is in Deep Power-Down Mode.

The device is first selected by driving CS# low. Then, the 8-bit command code for the command is shifted in. This is followed by the 32-bit device identification, stored in the memory. Each bit is shifted out on the falling edge of Serial Clock. The Read Identification (RDID) command is terminated by driving CS# high at any time during data output. When CS# is driven high, the device is in the Standby Mode. Once in the Standby Mode, the device waits to be selected, so that it can receive, decode and execute commands. In QPI mode, 8 dummy clocks is required between the command and data when the clock frequency is higher than 104MHz.




Figure 89 Read Identification ID Sequence Diagram (SPI)



Figure 90 Read Identification ID Sequence Diagram (QPI, fsclk <104MHz)




Figure 91 Read Identification ID Sequence Diagram (QPI, fsclk > 104MHz)




Figure 92 Read Identification ID Sequence Diagram (Quad DTR) CS# 0 9 10 1 11 12 SCLK (MID & DID) LOOP Dummy IO[3:0] 9FH/9EH ΜIÇ МIД DQS CS# 13 14 15 16 17 18 SCLK (MID & DID) LOOP (MID & DID) LOOF ڟؚڷڴ <u>МĎ</u> MID DID 3-0 / DID 19-16 МĎ MID DID DID DID 11-8 IO[3:0] DID

9.31 Program/Erase Suspend (PES) (75H)

The Program/Erase Suspend command "75H", allows the system to interrupt a page program or sector/block erase operation and then read data from any other sector or block. The Write Register command (01H, B1H) and Erase/Program Security Registers command (44H, 42H) and Erase commands (20H/21H, 52H/5CH, D8H/DCH, C7H, 60H) and Page Program command (02H/12H, 32H/34H, C2H/3EH) are not allowed during Program suspend. The Write Register command (01H, B1H) and Erase Security Registers command (44H) and Erase commands (20H/21H, 52H/5CH, D8H/DCH, C7H, 60H) are not allowed during Erase Security Registers command (44H) and Erase commands (20H/21H, 52H/5CH, D8H/DCH, C7H, 60H) are not allowed during Erase suspend. Program/Erase Suspend is valid only during the page program or sector/block erase operation. A maximum of time of "tsus" (See AC Characteristics) is required to suspend the program/erase operation. The Program/Erase Suspend command will be accepted by the device only if the SUS1/SUS2 bit in the Flag Status Register equal to 0 and WIP bit equal to 1 while a Page Program or a Sector or Block Erase operation is on-going. If the SUS1/SUS2

DQS

GigaDevice Standard and Quad Serial Flash

bit equal to 1 or WIP bit equal to 0, the Suspend command will be ignored by the device. The WIP bit will be cleared from 1 to 0 within "tsus" and the SUS1/SUS2 bit will be set from 0 to 1 immediately after Program/Erase Suspend. A power-off during the suspend period will reset the device and release the suspend state.





Figure 93 Program/Erase Suspend Sequence Diagram (SPI)





9.32 Program/Erase Resume (PER) (7AH)

The Program/Erase Resume command must be written to resume the program or sector/block erase operation after a Program/Erase Suspend command. The Program/Erase Resume command will be accepted by the device only if the SUS1/SUS2 bit equal to 1 and the WIP bit equal to 0. After issued the SUS1/SUS2 bit in the status register will be cleared from 1 to 0 immediately, the WIP bit will be set from 0 to 1 within 200ns and the Sector or Block will complete the erase operation or the page will complete the program operation. The Program/Erase Resume command will be ignored unless a Program/Erase Suspend is active.







Figure 96 Program/Erase Resume Sequence Diagram (QPI and Quad DTR)






9.33 Erase Security Registers (44H)

The GD55LT02GE provides 4K-Byte Security Registers which can be erased and programmed individually. These registers may be used by the system manufacturers to store security and other important information separately from the main memory array.

The Erase Security Registers command is similar to Sector/Block Erase command. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit.

The Erase Security Registers command sequence: CS# goes low \rightarrow sending Erase Security Registers command \rightarrow CS# goes high. CS# must be driven high after the eighth bit of the last address Byte has been latched in; otherwise the Erase Security Registers command is not executed. As soon as CS# is driven high, the self-timed Erase Security Registers cycle (whose duration is tsE) is initiated. While the Erase Security Registers cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Erase Security Registers cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. The Security Registers Lock Bit in the Configuration Register can be used to OTP protect the security registers. Once the bit is set to 1, the Security Registers will be permanently locked; the Erase Security Registers command will be ignored.

Address	A23-16	A15-12	A11-0
Security Register	00H	0000	Don't care



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.





Figure 98 Erase Security Registers command Sequence Diagram (QPI)

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

Figure 99 Erase Security Registers command Sequence Diagram (Quad DTR)



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

GD55LT02GE-Rev1.2

9.34 Program Security Registers (42H)

The Program Security Registers command is similar to the Page Program command. The security register contains 16 pages content. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Program Security Registers command. The Program Security Registers command is entered by driving CS# Low, followed by the command code (42H), three address Bytes and at least one data Byte on SI. As soon as CS# is driven high, the self-timed Program Security Registers cycle (whose duration is tPP) is initiated. While the Program Security Registers cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Program Security Registers cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

If the Security Registers Lock Bit is set to 1, the Security Registers will be permanently locked. Program Security Registers command will be ignored.

Address	A23-16	A15-12	A11-8	A7-0
Security Register	00H	0000	Page Address	Byte Address





Figure 100 Program Security Registers command Sequence Diagram (SPI)

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.








Figure 102 Program Security Registers command Sequence Diagram (Quad DTR)

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

9.35 Read Security Registers (48H)

The Read Security Registers command is similar to Fast Read command. The command is followed by a 3-Byte or 4-Byte address (A23-A0 or A31-A0) and a dummy Byte, and each bit is latched-in on the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, and each bit is shifted out, at a Max frequency fc, on the falling edge of SCLK. The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shifted out. Once the A11-A0 address reaches the last Byte of the register (Byte FFFH), it will reset to 000H, the command is completed by driving CS# high.

Address	A23-16	A15-12	A11-8	A7-0
Security Register	00H	0000	Page Address	Byte Address





Figure 103 Read Security Registers command Sequence Diagram (SPI)



Figure 104 Read Security Registers command Sequence Diagram (QPI)



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.




Figure 105 Read Security Registers command Sequence Diagram (Quad DTR)

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

9.36 Individual Block/Sector Lock (36H)/Unlock (39H)/Read (3DH)


The individual block/sector lock provides an alternative way to protect the memory array from adverse Erase/Program. In order to use the Individual Block/Sector Locks, the WPS bit in Configuration Register bit 2 at address 04h must be set to 0. If WPS=1, the write protection will be determined by the combination of BP (4:0) bits in the Status Register.


The individual Block/Sector Lock command (36H) sequence: CS# goes low \rightarrow SI: Sending individual Block/Sector Lock command \rightarrow SI: Sending 3-Byte or 4-Byte individual Block/Sector Lock Address \rightarrow CS# goes high.

The individual Block/Sector Unlock command (39H) sequence: CS# goes low \rightarrow SI: Sending individual Block/Sector Unlock command \rightarrow SI: Sending 3-Byte or 4-Byte individual Block/Sector Lock Address \rightarrow CS# goes high.


The Read individual Block/Sector lock command (3DH) sequence: CS# goes low \rightarrow SI: Sending Read individual Block/Sector Lock command \rightarrow SI: Sending 3-Byte or 4-Byte individual Block/Sector Lock Address \rightarrow SO: The Block/Sector Lock Bit will out \rightarrow CS# goes high. If the least significant bit (LSB) is1, the corresponding block/sector is locked, if the LSB is 0, the corresponding block/sector is unlocked, Erase/Program operation can be performed.








Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.




Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.







Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.


Figure 110 Individual Block/Sector Unlock command Sequence Diagram (QPI)












Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.




Figure 114 Read Individual Block/Sector lock command Sequence Diagram (Quad DTR)



9.37 Global Block/Sector Lock (7EH) or Unlock (98H)

All Block/Sector Lock bits can be set to 1 by the Global Block/Sector Lock command, or can set to 0 by the Global Block/Sector Unlock command.

The Global Block/Sector Lock command (7EH) sequence: CS# goes low \rightarrow SI: Sending Global Block/Sector Lock command \rightarrow CS# goes high.

The Global Block/Sector Unlock command (98H) sequence: CS# goes low \rightarrow SI: Sending Global Block/Sector Unlock command \rightarrow CS# goes high.

Figure 115 Global Block/Sector Lock Sequence Diagram (SPI)




Figure 116 Global Block/Sector Lock Sequence Diagram (QPI and Quad DTR)




Figure 117 Global Block/Sector Unlock Sequence Diagram (SPI)





Figure 118 Global Block/Sector Unlock Sequence Diagram (QPI and Quad DTR)



9.38 Enable Reset (66H) and Reset (99H)

If the Reset command is accepted, any on-going internal operation (except in Continuous Read Mode) will be terminated and the device will return to its default power-on state and lose all the current volatile settings, such as Volatile Status


GigaDevice Standard and Quad Serial Flash

Register bits, Write Enable Latch status (WEL), Program/Erase Suspend status, Read Parameter setting (P7-P0), Deep Power Down Mode, Continuous Read Mode bit setting (M7-M0).

When Flash is in QPI Mode, DTR Mode or Continuous Read Mode (XIP), 66H&99H cannot reset Flash to power-on state. Therefore, it is recommended to send the following sequence to reset Flash in these modes:

- 1. 8CLK with IO<3:0>= all "H" or all "L": ensure Flash quit XIP mode
- 2. QPI format 66H/99H: ensure Flash in QPI mode and DTR mode can be reset
- 3. SPI format 66H/99H: ensure Flash in SPI mode can be reset

The "Enable Reset (66H)" and the "Reset (99H)" commands can be issued in either SPI or QPI mode. The "Reset (99H)" command sequence as follow: CS# goes low \rightarrow Sending Enable Reset command \rightarrow CS# goes high \rightarrow CS# goes low \rightarrow Sending Reset command \rightarrow CS# goes high. Once the Reset command is accepted by the device, the device will take approximately tRST / tRST_E to reset. During this period, no command will be accepted. Data corruption may happen if there is an on-going or suspended internal Erase or Program operation when Reset command sequence is accepted by the device. It is recommended to check the WIP bit and the SUS1/SUS2 bits in Flag Status Register before issuing the Reset command sequence.







Figure 120 Enable Reset and Reset command Sequence Diagram (QPI and Quad DTR)



9.39 Read Serial Flash Discoverable Parameter (5AH)

The Serial Flash Discoverable Parameter (SFDP) standard provides a consistent method of describing the functional and feature capabilities of serial flash devices in a standard set of internal parameter tables. These parameter tables can be interrogated by host system software to enable adjustments needed to accommodate divergent features from multiple vendors. The concept is similar to the one found in the Introduction of JEDEC Standard, JESD68 on CFI. SFDP is a standard of JEDEC Standard No.216C.



Figure 121 Read Serial Flash Discoverable Parameter command Sequence Diagram (SPI)





Figure 122 Read Serial Flash Discoverable Parameter command Sequence Diagram (QPI)






Table 15 Signature and Parameter Identification Data Values (Please contact GigaDevice for details)



10 ELECTRICAL CHARACTERISTICS

10.1 Power-On Timing

Figure 124 Power-on Timing




Table 16 Power-Up Timing and Write Inhibit Threshold

Symbol	Parameter	Min.	Max.	Unit
tVSL	VCC (min.) to device operation	1.8		ms
VWI	Write Inhibit Voltage	1	1.4	V

10.2 Initial Delivery State


The device is delivered with the memory array erased: all bits are set to 1 (each Byte contains FFH). The Status Register contains 00H (all Status Register bits are 0).


10.3 Absolute Maximum Ratings

Parameter	Value	Unit
Ambient Operating Temperature (T _A)	-40 to 85	°C
	-40 to 105	
	-40 to 125	
Storage Temperature	-65 to 150	°C
Transient Input/Output Voltage (note: overshoot)	-2.0 to VCC+2.0	V
Applied Input/Output Voltage	-0.6 to VCC+0.4	V
VCC	-0.6 to 2.5	V



Figure 125. Input Test Waveform and Measurement Level






10.4 Capacitance Measurement Conditions

Symbol	Parameter	Min	Тур.	Max	Unit	Conditions
CIN/COUT	Input/Output Capacitance			32	- F	VIN=0V
	(IO pins: IO[3:0])			32	pF	VOUT=0V
CIN	Input Capacitance (except IO pins)			20	рF	VIN=0V
COUT	Output Capacitance (except IO pins)			20	рF	VOUT=0V
CL	Load Capacitance	30		рF		
	Input Rise And Fall time			5	ns	
	Input Pulse Voltage	0.1VCC to 0.8VCC		V		
	Input Timing Reference Voltage	0.3VCC to 0.7VCC		V		
	Output Timing Reference Voltage	0.5VCC		V		

Figure 126. Absolute Maximum Ratings Diagram





10.5 DC Characteristics

(T_A = -40°C ~85°C, VCC=1.65~2.0V)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit.
lι	Input Leakage Current				±8	μA
Ilo	Output Leakage Current				±8	μA
I _{CC1}	Standby Current	CS#=VCC,		80	800	
ICC1		VIN=VCC or VSS		00	800	μA
Icc2	Deep Power-Down Current	CS#=VCC,		20	200	μA
1002	Deep I owei-Down Current	VIN=VCC or VSS		20	200	μΛ
		CLK=0.1VCC / 0.9VCC				
		at 166MHz,		40	55	mA
Іссз	Operating Current (Read)	Q=Open(x4 I/O)				
1003	Operating Current (Read)	CLK=0.1VCC / 0.9VCC				
		at 200MHz DTR,		70	90	mA
		Q=Open(x4 I/O)				
I _{CC4}	Operating Current (PP)	CS#=VCC		20	40	mA
I _{CC5}	Operating Current (WRSR)	CS#=VCC		30	50	mA
Icc6	Operating Current (SE)	CS#=VCC		20	40	mA
Icc7	Operating Current (BE)	CS#=VCC		20	40	mA
Icc8	Operating Current (CE)	CS#=VCC		30	50	mA
VIL	Input Low Voltage		-0.5		0.3VCC	V
VIH	Input High Voltage		0.7VCC		VCC+0.4	V
Vol	Output Low Voltage	I _{OL} = 100μA			0.2	V
Vон	Output High Voltage	I _{OH} = -100µА	VCC-0.2			V

Note:

1. Typical value at T_A = 25 $^\circ\mathrm{C}$, VCC = 1.8V.

2. Value guaranteed by design and/or characterization, not 100% tested in production.

(T _A = -40°C ~105°C	, VCC=1.65~2.0V)
--------------------------------	------------------

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit.
ILI	Input Leakage Current				±8	μA
ILO	Output Leakage Current				±8	μA
	Chandley Current	CS#=VCC,		00	1000	
Icc1	Standby Current	VIN=VCC or VSS		80	1200	μA
	Dave Dave Dave Overat	CS#=VCC,		00	400	
Icc2	Deep Power-Down Current	VIN=VCC or VSS		20	400	μA
		CLK=0.1VCC / 0.9VCC		40		
		at 166MHz,			40 65	mA
	Operating Current (Read)	Q=Open(x4 I/O)				
I _{CC3}		CLK=0.1VCC / 0.9VCC				
		at 200MHz DTR,		70	100	mA
		Q=Open(x4 I/O)				
Icc4	Operating Current (PP)	CS#=VCC		20	50	mA
Icc5	Operating Current (WRSR)	CS#=VCC		30	60	mA
Icc6	Operating Current (SE)	CS#=VCC		20	50	mA
Icc7	Operating Current (BE)	CS#=VCC		20	50	mA
Icc8	Operating Current (CE)	CS#=VCC		30	60	mA
VIL	Input Low Voltage		-0.5		0.3VCC	V
VIH	Input High Voltage		0.7VCC		VCC+0.4	V
Vol	Output Low Voltage	I _{OL} = 100μA			0.2	V
V _{OH}	Output High Voltage	I _{OH} = -100µА	VCC-0.2			V

Note:

1. Typical value at T_{A} = 25 $^{\circ}\text{C}$, VCC = 1.8V.

2. Value guaranteed by design and/or characterization, not 100% tested in production.

(T _A = -40°C ~125°C,	VCC=1.65~2.0V)
---------------------------------	----------------

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit.
ILI	Input Leakage Current				±12	μA
ILO	Output Leakage Current				±12	μA
	Chandley Current	CS#=VCC,		00	0400	
Icc1	Standby Current	VIN=VCC or VSS		80	2400	μA
		CS#=VCC,		20	500	
Icc2	Deep Power-Down Current	VIN=VCC or VSS		20	560	μA
		CLK=0.1VCC / 0.9VCC		40		
		at 166MHz,			40 75	mA
l	Operating Current (Read)	Q=Open(x4 I/O)				
I _{CC3}		CLK=0.1VCC / 0.9VCC				
		at 166MHz DTR,		65	105	mA
		Q=Open(x4 I/O)				
Icc4	Operating Current (PP)	CS#=VCC		20	60	mA
Icc5	Operating Current (WRSR)	CS#=VCC		30	70	mA
Icc6	Operating Current (SE)	CS#=VCC		20	60	mA
Icc7	Operating Current (BE)	CS#=VCC		20	60	mA
Icc8	Operating Current (CE)	CS#=VCC		30	70	mA
VIL	Input Low Voltage		-0.5		0.3VCC	V
VIH	Input High Voltage		0.7VCC		VCC+0.4	V
Vol	Output Low Voltage	I _{OL} = 100μA			0.2	V
V _{OH}	Output High Voltage	I _{OH} = -100µА	VCC-0.2			V

Note:

1. Typical value at T_{A} = 25 $^{\circ}\text{C}$, VCC = 1.8V.

2. Value guaranteed by design and/or characterization, not 100% tested in production.



10.6 AC Characteristics

(T_A = -40°C ~85°C, VCC=1.65~2.0V)

Symbol	Parameter	Min.	Тур.	Max.	Unit.
	Serial Clock Frequency for all instructions except			400	
fc1	Read (03H, 13H) in STR mode			166	MHz
	Serial Clock Frequency for Fast Read in DTR Mode				
fc2	(0BH, 0CH, 6BH, 6CH, EBH, ECH, EDH, EEH in DTR			200	MHz
	mode)				
fR	Serial Clock Frequency For: Read (03H, 13H)			60	MHz
t _{CLH}	Serial Clock High Time	45%			ns
C LH		(1/fc _{max})			110
t _{CLL}	Serial Clock Low Time	45%			ns
LOLL		(1/fc _{max})			110
	Serial Clock Rise/Fall Time (Slew Rate)	0.3			V/ns
	(fSCLK≤50MHz)				
	Serial Clock Rise/Fall Time (Slew Rate)	0.6			V/ns
	(fSCLK>50MHz)				
t CLCH	Serial Clock Rise/Fall Time (Slew Rate)	0.8			V/ns
t _{CHCL}	(fSCLK>100MHz)				
	Serial Clock Rise/Fall Time (Slew Rate)	1			V/ns
	(fSCLK>133MHz)				
	Serial Clock Rise/Fall Time (Slew Rate)	1.2			V/ns
	(fSCLK>166MHz)				
tslch	CS# Active Setup Time	4			ns
tchsh	CS# Active Hold Time	4			ns
tclsh	CS# Active Hold Time (DTR)	4			ns
t _{SHCH}	CS# Not Active Setup Time	5			ns
t _{CHSL}	CS# Not Active Hold Time	5			ns
tshsl	CS# High Time (Read)	20			ns
4	CS# High Time (Write)	40		0	ns
t _{SHQZ}	Output Disable Time			8	ns
t _{CLQX} tснqx	Output Hold Time	1.8			ns
	Data In Setup Time (STR) (fSCLK≤133MHz)	2			ns
tovcн	Data In Setup Time (STR) (fSCLK>133MHz)	1			ns
	Data In Setup Time (DTR) (fSCLK≤100MHz)	1			ns
tovcн	Data In Setup Time (DTR) (fSCLK>100MHz)	0.8			ns
t DVCL	Data In Setup Time (DTR) (fSCLK>133MHz)	0.6			ns
	Data In Setup Time (DTR) (fSCLK>166MHz)	0.5			ns
	Data In Hold Time (STR) (fSCLK≤133MHz)	2			ns
t CHDX				+	

GigaDevice Uniform Sector GigaDevice Standard and Quad Serial Flash

GD55LT02GE

	Data In Hold Time (DTR) (fSCLK≤100MHz)	1			ns
t CHDX	Data In Hold Time (DTR) (fSCLK>100MHz)	0.8			ns
tcldx	Data In Hold Time (DTR) (fSCLK>133MHz)	0.6			ns
	Data In Hold Time (DTR) (fSCLK>166MHz)	0.5			ns
t _{QSV}	Clock transient to DQS valid time	Alig	n to 30pF tCl	LQV	ns
t _{DQSQ}	SIO Valid Skew Related to DQS (TFBGA, 12pF)			0.4	ns
tecsv	ECS# Setup Time			10	ns
t _{QHS}	SIO Hold Skew Factor (TFBGA, 12pF)			0.4	ns
t CLQV	Clock Transient to Output Valid (30pF)			8	ns
t _{CHQV}	Clock Transient to Output Valid (12pF)			6	ns
twhsl	Write Protect Setup Time Before CS# Low	20			ns
t _{SHWL}	Write Protect Hold Time After CS# High	100			ns
t _{DP}	CS# High To Deep Power-Down Mode			3	μs
	CS# High To Standby Mode Without Electronic				
tres1	Signature Read			30	μs
t _{sus}	CS# High To Next Command After Suspend			20	μs
t _{RS}	Latency Between Resume And Next Suspend	100			μs
+	CS# High To Next Command After Reset (Except			40	
t _{RST}	From Erase)			40	μs
t=== =	CS# High To Next Command After Reset (From			25	ma
trst_e	Erase)			25	ms
tw	Write Status Register Cycle Time		4	50	ms
ι _{γγ}	Write Non-Volatile Configuration Register Cycle Time		4	50	1115
t _{BP1}	Byte Program Time (First Byte)		30	70	μs
t _{BP2}	Additional Byte Program Time (After First Byte)		2.5	12	μs
t _{PP}	Page Programming Time		0.18	1.5	ms
tse	Sector Erase Time		30	350	ms
t _{BE1}	Block Erase Time (32K Bytes)		0.1	1.5	s
t _{BE2}	Block Erase Time (64K Bytes)		0.2	2	s
tce	Chip Erase Time (GD55LT02GE)		200	600	S

Note:

1. Typical value at $T_A = 25^{\circ}C$.

2. Value guaranteed by design and/or characterization, not 100% tested in production.

3. Time of CS# High To Next Command After Reset from 01H/B1H command would be tW + tRST

$(T_{A} = -40^{\circ}C \sim 105^{\circ}C \text{ VCC} = 1.65 \sim 2.0\text{ V})$	(T _A = -40°C ~105°C, VCC=1.65~2.0V)

Symbol	Parameter	Min.	Тур.	Max.	Unit.
f	Serial Clock Frequency for all instructions except			166	Muə
f _{C1}	Read (03H, 13H) in STR mode			166	MHz
	Serial Clock Frequency for Fast Read in DTR Mode				
fc2	(0BH, 0CH, 6BH, 6CH, EBH, ECH, EDH, EEH in DTR			200	MHz
	mode)				
f _R	Serial Clock Frequency For: Read (03H, 13H)			60	MHz
tсьн	Serial Clock High Time	45%			ns
-OEIT		(1/fc _{max})			
t _{CLL}	Serial Clock Low Time	45%			ns
-011		(1/fc _{max})			
	Serial Clock Rise/Fall Time (Slew Rate)	0.3			V/ns
	(fSCLK≤50MHz)				
	Serial Clock Rise/Fall Time (Slew Rate)	0.6			V/ns
	(fSCLK>50MHz)				
t _{CLCH}	Serial Clock Rise/Fall Time (Slew Rate)	0.8			V/ns
tснсь	(fSCLK>100MHz)				
	Serial Clock Rise/Fall Time (Slew Rate)	1			V/ns
	(fSCLK>133MHz)				
	Serial Clock Rise/Fall Time (Slew Rate)	1.2			V/ns
	(fSCLK>166MHz)				
t _{SLCH}	CS# Active Setup Time	4			ns
t _{CHSH}	CS# Active Hold Time	4			ns
t _{CLSH}	CS# Active Hold Time (DTR)	4			ns
tsнсн	CS# Not Active Setup Time	5			ns
t _{CHSL}	CS# Not Active Hold Time	5			ns
t _{SHSL}	CS# High Time (Read)	20			ns
-OHOL	CS# High Time (Write)	40			ns
tsнqz	Output Disable Time			8	ns
tclax	Output Hold Time	1.8			ns
tснах					
tovcн	Data In Setup Time (STR) (fSCLK≤133MHz)	2			ns
	Data In Setup Time (STR) (fSCLK>133MHz)	1			ns
	Data In Setup Time (DTR) (fSCLK≤100MHz)	1			ns
t _{DVCH}	Data In Setup Time (DTR) (fSCLK>100MHz)	0.8			ns
t _{DVCL}	Data In Setup Time (DTR) (fSCLK>133MHz)	0.6			ns
	Data In Setup Time (DTR) (fSCLK>166MHz)	0.5			ns
4	Data In Hold Time (STR) (fSCLK≤133MHz)	2			ns
t CHDX	Data In Hold Time (STR) (fSCLK>133MHz)	1			ns

GigaDevice Uniform Sector GigaDevice Standard and Quad Serial Flash

GD55LT02GE

	Data In Hold Time (DTR) (fSCLK≤100MHz)	1			ns
t CHDX	Data In Hold Time (DTR) (fSCLK>100MHz)	0.8			ns
t CLDX	Data In Hold Time (DTR) (fSCLK>133MHz)	0.6			ns
	Data In Hold Time (DTR) (fSCLK>166MHz)	0.5			ns
t _{QSV}	Clock transient to DQS valid time	Alig	n to 30pF tCl	_QV	ns
t _{DQSQ}	SIO Valid Skew Related to DQS (TFBGA, 12pF)			0.4	ns
t _{ECSV}	ECS# Setup Time			10	ns
tqнs	SIO Hold Skew Factor (TFBGA, 12pF)			0.4	ns
tclqv	Clock Transient to Output Valid (30pF)			8	ns
t _{CHQV}	Clock Transient to Output Valid (12pF)			6	ns
twnsL	Write Protect Setup Time Before CS# Low	20			ns
tshwL	Write Protect Hold Time After CS# High	100			ns
t _{DP}	CS# High To Deep Power-Down Mode			3	μs
	CS# High To Standby Mode Without Electronic			20	
t _{RES1}	Signature Read			30	μs
t _{sus}	CS# High To Next Command After Suspend			20	μs
t _{RS}	Latency Between Resume And Next Suspend	100			μs
+	CS# High To Next Command After Reset (Except			40	10
t _{RST}	From Erase)			40	μs
toot c	CS# High To Next Command After Reset (From			25	ma
trst_e	Erase)			25	ms
tw	Write Status Register Cycle Time		4	60	ms
τ _{γγ}	Write Non-Volatile Configuration Register Cycle Time		4	00	1115
t _{BP1}	Byte Program Time (First Byte)		30	200	μs
t _{BP2}	Additional Byte Program Time (After First Byte)		2.5	30	μs
t _{PP}	Page Programming Time		0.18	2.5	ms
tse	Sector Erase Time		30	550	ms
t _{BE1}	Block Erase Time (32K Bytes)		0.1	2	s
t _{BE2}	Block Erase Time (64K Bytes)		0.2	3	s
t _{CE}	Chip Erase Time (GD55LT02GE)		200	900	S

Note:

1. Typical value at $T_A = 25^{\circ}C$.

2. Value guaranteed by design and/or characterization, not 100% tested in production.

3. Time of CS# High To Next Command After Reset from 01H/B1H command would be tW + tRST

Symbol	Parameter	Min.	Тур.	Max.	Unit.
	Serial Clock Frequency for all instructions except			100	
f _{C1}	Read (03H, 13H) in STR mode			166	MHz
	Serial Clock Frequency for Fast Read in DTR Mode				
fc2	(0BH, 0CH, 6BH, 6CH, EBH, ECH, EDH, EEH in DTR			166	MHz
	mode)				
f _R	Serial Clock Frequency For: Read (03H, 13H)			60	MHz
4	Sorial Clock High Time	45%			20
tclh	Serial Clock High Time	(1/fc _{max})			ns
t	Serial Clock Low Time	45%			20
t _{CLL}		(1/fc _{max})			ns
	Serial Clock Rise/Fall Time (Slew Rate)	0.0			
	(fSCLK≤50MHz)	0.3			V/ns
	Serial Clock Rise/Fall Time (Slew Rate)	0.0			
t CLCH	(fSCLK>50MHz)	0.6			V/ns
t CHCL	Serial Clock Rise/Fall Time (Slew Rate)	0.0			
	(fSCLK>100MHz)	0.8			V/ns
	Serial Clock Rise/Fall Time (Slew Rate)	1			
	(fSCLK>133MHz)	1			V/ns
t slch	CS# Active Setup Time	4			ns
t _{снsн}	CS# Active Hold Time	4			ns
t _{CLSH}	CS# Active Hold Time (DTR)	4			ns
tsнсн	CS# Not Active Setup Time	5			ns
t _{CHSL}	CS# Not Active Hold Time	5			ns
	CS# High Time (Read)	20			ns
tshsl	CS# High Time (Write)	40			ns
tsнqz	Output Disable Time			8	ns
t _{CLQX}	Output Hold Time	1.8			ns
tснах		-			
t _{DVCH}	Data In Setup Time (STR) (fSCLK≤133MHz)	2			ns
	Data In Setup Time (STR) (fSCLK>133MHz)	1			ns
t _{DVCH}	Data In Setup Time (DTR) (fSCLK≤100MHz)	1			ns
t _{DVCL}	Data In Setup Time (DTR) (fSCLK>100MHz)	0.8			ns
	Data In Setup Time (DTR) (fSCLK>133MHz)	0.6			ns
tснох	Data In Hold Time (STR) (fSCLK≤133MHz)	2			ns
	Data In Hold Time (STR) (fSCLK>133MHz)	1			ns
tснох	Data In Hold Time (DTR) (fSCLK≤100MHz)	1			ns
tCLDX	Data In Hold Time (DTR) (fSCLK>100MHz)	0.8			ns
	Data In Hold Time (DTR) (fSCLK>133MHz)	0.6			ns
t _{QSV}	Clock transient to DQS valid time	Alig	n to 30pF tC	LQV	ns
t _{DQSQ}	SIO Valid Skew Related to DQS (TFBGA, 12pF)			0.4	ns



GigoDevice Standard and Quad Serial Flash

GD55LT02GE

t_ECSVECS# Setup Timet_QHSSIO Hold Skew Factor (TFBGA, 12pF)t_CLQVClock Transient to Output Valid (30pF)t_CHQVClock Transient to Output Valid (12pF)t_WHSLWrite Protect Setup Time Before CS# Lowt_SHWLWrite Protect Hold Time After CS# Hight_DPCS# High To Deep Power-Down Modet_RES1CS# High To Standby Mode Without Electronic Signature Readt_RSLatency Between Resume And Next Suspendt_RSTCS# High To Next Command After Reset (Except	10 0.4 8 6 3 3 30 20	ns ns ns ns ns µs µs
tcLQVClock Transient to Output Valid (30pF)tcHQVClock Transient to Output Valid (12pF)twHSLWrite Protect Setup Time Before CS# LowtsHWLWrite Protect Hold Time After CS# HightDPCS# High To Deep Power-Down ModetRES1CS# High To Standby Mode Without Electronic Signature ReadtsusCS# High To Next Command After SuspendtrssLatency Between Resume And Next SuspendtrssCS# High To Next Command After Reset (Except	8 6 3 30	ns ns ns ns µs µs
tcHQVClock Transient to Output Valid (12pF)twHSLWrite Protect Setup Time Before CS# Low20tSHWLWrite Protect Hold Time After CS# High100tDPCS# High To Deep Power-Down Mode0tRES1CS# High To Standby Mode Without Electronic Signature Read0tsusCS# High To Next Command After Suspend100tRSLatency Between Resume And Next Suspend100tRSTCS# High To Next Command After Reset (Except0	6 3 30	ns ns ns µs µs
twHSLWrite Protect Setup Time Before CS# Low20tsHWLWrite Protect Hold Time After CS# High100tDPCS# High To Deep Power-Down Mode0tRES1CS# High To Standby Mode Without Electronic Signature Read0tsusCS# High To Next Command After Suspend0tRSLatency Between Resume And Next Suspend100tRSTCS# High To Next Command After Reset (Except0	3 30	ns ns µs µs
tsHWL Write Protect Hold Time After CS# High 100 tDP CS# High To Deep Power-Down Mode tRES1 CS# High To Standby Mode Without Electronic Signature Read tsus CS# High To Next Command After Suspend tRS Latency Between Resume And Next Suspend 100 tRST CS# High To Next Command After Reset (Except	30	ns µs µs
top CS# High To Deep Power-Down Mode	30	hs hs
tRES1 CS# High To Standby Mode Without Electronic Signature Read Signature Read tsus CS# High To Next Command After Suspend tRS Latency Between Resume And Next Suspend CS# High To Next Command After Reset (Except	30	μs
tRES1 Signature Read tsus CS# High To Next Command After Suspend tRS Latency Between Resume And Next Suspend tRS CS# High To Next Command After Reset (Except tRST CS# High To Next Command After Reset (Except		•
t _{RS} Latency Between Resume And Next Suspend 100 CS# High To Next Command After Reset (Except 100	20	Це
CS# High To Next Command After Reset (Except		μs
test l		μs
From Erase)	40	μs
tRST_E CS# High To Next Command After Reset (From Erase)	25	ms
tw Write Status Register Cycle Time 4 Write Non-Volatile Configuration Register Cycle Time 4	60	ms
t _{BP1} Byte Program Time (First Byte) 30	200	μs
t _{BP2} Additional Byte Program Time (After First Byte) 2.5	30	μs
t _{PP} Page Programming Time 0.18	4	ms
t _{SE} Sector Erase Time 30	1000	ms
t _{BE1} Block Erase Time (32K Bytes) 0.1	3	S
t _{BE2} Block Erase Time (64K Bytes) 0.2	4	s
tce Chip Erase Time (GD55LT02GE) 200	1000	s

Note:

1. Typical value at $T_A = 25^{\circ}C$.

- 2. Value guaranteed by design and/or characterization, not 100% tested in production.
- 3. Time of CS# High To Next Command After Reset from 01H/B1H command would be tW + tRST





Figure 127. Serial Input Timing



Figure 128. Output Timing








Figure 130. Serial Output Timing (DTR)








Figure 131. DQS Output Timing (STR)








Figure 133. Resume to Suspend Timing Diagram




Figure 134. WP# Timing






Figure 135. RESET Timing




Table 17. Reset Timing

Symbol	Parameter	Min.	Тур.	Max.	Unit.
t RLRH	Reset Pulse Width	1			μs
tRHSL	Reset Hold time before next Operation	50			ns
4	Reset Recovery Time (From Read or Program)			40	μs
t _{RB}	Reset Recovery Time (From Erase)			25	ms


Note:

1. Time of Reset Recovery Time from 01H/B1H command would be tW + tRB

2. The device need tRB (max) at most to get ready for all commands after RESET# low.



11 ORDERING INFORMATION



*Please contact GigaDevice sales for automotive products.

**F grade has implemented additional test flows to ensure higher product quality than I grade.



11.1 Valid Part Numbers

Please contact GigaDevice regional sales for the latest product selection and available form factors.

Temperature Range I: Industrial (-40°C to +85°C)

Product Number	Clock	Density	Package Type	Packing Options
GD55LT02GEBIR	200MHz			Y/R
GD55LT02GEBIK	200MHz	2Gbit	TFBGA-24ball (5x5 Ball Array)	Y/R

Temperature Range J: Industrial+ (-40°C to +105°C)

Product Number	Clock	Density	Package Type	Packing Options
GD55LT02GEBJR	200MHz	20 hit		Y/R
GD55LT02GEBJK	200MHz	2Gbit	TFBGA-24ball (5x5 Ball Array)	Y/R

Temperature Range E: Industrial+ (-40°C to +125°C)


Product Number	Clock	Density	Package Type	Packing Options
GD55LT02GEBER	166MHz	00hit		Y/R
GD55LT02GEBEK	166MHz	2Gbit	TFBGA-24ball (5x5 Ball Array)	Y/R


Temperature Range F: Industrial+ (-40°C to +85°C)

Product Number	Clock	Density	Package Type	Packing Options
GD55LT02GEBFR	200MHz	2Chit		Y/R
GD55LT02GEBFK	200MHz	2Gbit	TFBGA-24ball (5x5 Ball Array)	Y/R

12 PACKAGE INFORMATION

12.1 Package TFBGA-24BALL (5x5 ball array)





Dimensions

	mbol Jnit	А	A1	A2	b	Е	E1	D	D1	e
	Min	-	0.25	0.75	0.35	5.90		7.90		
mm	Nom	-	0.30	0.80	0.40	6.00	4.00	8.00	4.00	1.00
	Max	1.20	0.35	0.85	0.45	6.10		8.10		

Note: Both the package length and width do not include the mold flash.



13 REVISION HISTORY

Version No	Description	Page	Date
1.0	Initial Release	All	2020-6-30
	Modify default value of Byte <1> and Byte<4> in non-volatile/volatile	P20-23	
	configuration register		
	Modify VIL from 0.2VCC to 0.3VCC	P73	
1.1	Modify tCHSH/tCLSH from 3ns to 4ns	P76	2020-11-20
	Modify tSHCH from 3ns to 5ns	P76	
	Modify tCLQX/tCHQX from 1ns to 1.8ns	P76	
	Add -40~105 $^\circ\!\!\mathbb{C}$ and -40~125 $^\circ\!\!\mathbb{C}$ DC/AC parameters	P74-75, 78-81	
	Update Note of RESET# pin and add Note of WP# pin	P6	
	Modify Typo of DLP	P23-25	
	Add Note of dummy cycle	P26	
	Modify Typo of C8H	P28	
1.2	Update Description of EBH/ECH Continuous Read Mode	P45	2022-1-5
1.2	Update ILI / ILO of 125 $^\circ\!\!{\rm C}$ from $\pm 8\muA$ to $\pm 12\muA$	P74	2022-1-5
	Modify tW max. value from 40ms to 50ms @-40 to 85 $^\circ\!\!\mathrm{C}$	P76	
	Add WP# timing	P83	
	Update Ordering Information	P85-86	
	Modify Description of AC parameter tclcH/tcHcL	P76,78,80	