GD55T01GE

DATASHEET

GD55T01GE

Contents

1	FE	ATURES	5
2	GE	ENERAL DESCRIPTIONS	6
3	ME	EMORY ORGANIZATION	10
4	DE	EVICE OPERATIONS	11
,	4.1	SPI Mode	11
,	4.2	QPI Mode	11
	4.3	QUAD DTR MODE	11
	4.4	RESET FUNCTION	11
	4.5	ECC Function	12
4	4.6	DATA STROBE FUNCTION	12
5	DA	ATA PROTECTION	13
6	DA	ATA INTEGRITY CHECK	15
1	6.1	ECC (ERROR CHECKING AND CORRECTING)	15
(6.2	ECS# (Error corrected Signal) Pin	16
•	6.3	Parity Check (CRC)	16
7	RE	EGISTERS	19
	7.1	Status Register	19
•	7.2	Extended Address Register	21
8	INT	TERNAL CONFIGURATION REGISTER	23
;	8.1	Nonvolatile Configuration Register	23
1	8.2	VOLATILE CONFIGURATION REGISTER	25
8	8.3	SUPPORTED CLOCK FREQUENCIES	28
,	8.4	Data Sequence Wraps by Density	29
9	CO	DMMAND DESCRIPTIONS	30
!	9.1	Enable 4-Byte Mode (B7H)	35
!	9.2	DISABLE 4-BYTE MODE (E9H)	35
!	9.3	WRITE ENABLE (WREN) (06H)	36
!	9.4	Write Disable (WRDI) (04H)	36
!	9.5	Write Enable for Volatile Status Register (50H)	37
!	9.6	WRITE STATUS REGISTER (WRSR) (01H/31H)	37
!	9.7	Write Extended Address Register (C5H)	38
!	9.8	Write Nonvolatile/Volatile Configuration Register (B1H/81H)	39
!	9.9	Read Status Register (05H/35H)	40
!	9.10	READ NONVOLATILE/VOLATILE CONFIGURATION REGISTER (B5H/85H)	41



GD55T01GE

9.11	READ EXTENDED ADDRESS REGISTER (C8H)	42
9.12	READ DATA BYTES (03H/13H)	43
9.13	READ DATA BYTES AT HIGHER SPEED (OBH/OCH)	43
9.14	Quad Output Fast Read (6BH/6CH)	45
9.15	Quad I/O Fast Read (EBH/ECH)	46
9.16	Quad I/O DTR Read (EDH/EEH)	48
9.17	PAGE PROGRAM (PP) (02H/12H)	49
9.18	Quad Page Program (32H/34H)	51
9.19	EXTEND QUAD PAGE PROGRAM (C2H/3EH)	53
9.20	SECTOR ERASE (SE) (20H/21H)	54
9.21	32KB BLOCK ERASE (BE32) (52H/5CH)	55
9.22	64KB BLOCK ERASE (BE64) (D8H/DCH)	56
9.23	CHIP ERASE (CE) (60H/C7H)	57
9.24	ENABLE QPI (38H)	58
9.25	DISABLE QPI (FFH)	58
9.26	DEEP POWER-DOWN (DP) (B9H)	58
9.27	RELEASE FROM DEEP POWER-DOWN (ABH)	59
9.28	READ UNIQUE ID (4BH)	60
9.29	READ IDENTIFICATION (RDID) (9FH/9EH)	
9.30	PROGRAM/ERASE SUSPEND (PES) (75H)	62
9.31	PROGRAM/ERASE RESUME (PER) (7AH)	63
9.32	Erase Security Registers (44H)	64
9.33	Program Security Registers (42H)	65
9.34	READ SECURITY REGISTERS (48H)	
9.35	Individual Block/Sector Lock (36H)/Unlock (39H)/Read (3DH)	
9.36	GLOBAL BLOCK/SECTOR LOCK (7EH) OR UNLOCK (98H)	
9.37	Enable Reset (66H) and Reset (99H)	
9.38	READ SERIAL FLASH DISCOVERABLE PARAMETER (5AH)	71
10 E	ELECTRICAL CHARACTERISTICS	73
10.1	Power-On Timing	73
10.2	Initial Delivery State	73
10.3	ABSOLUTE MAXIMUM RATINGS	73
10.4	CAPACITANCE MEASUREMENT CONDITIONS	74
10.5	DC Characteristics	75
10.6	AC CHARACTERISTICS	78
11 (ORDERING INFORMATION	89
11.1	VALID PART NUMBERS	90
12 F	PACKAGE INFORMATION	92
12.1	PACKAGE SOP16 300MIL	92
12.2	Раскаде WSON8 (8х6мм)	92
12.3	PACKAGE TFBGA-24BALL (5x5 ball array)	94



GD55T01GE

13 REVISION HISTORY......95



GD55T01GE

FEATURES

- ◆ 1G-bit Serial Flash
 - 128M-Byte
 - 256 Bytes per programmable page
- Standard, Quad SPI, DTR,QPI
 - Standard SPI: SCLK, CS#, SI, SO, WP#, RESET#
 - Quad SPI: SCLK, CS#, IO0, IO1, IO2, IO3, RESET#
 - QPI: SCLK, CS#, IO0, IO1, IO2, IO3, RESET#
 - SPI DTR (Double Transfer Rate) Read
 - 3 or 4-Byte Address Mode
- High Speed Clock Frequency
 - 200MHz for fast read
 - Quad I/O Data transfer up to 664Mbits/s
 - QPI Mode Data transfer up to 664Mbits/s
 - DTR Quad I/O Data transfer up to 200MBytes/s with DQS
- ◆ Allows XIP (eXecute in Place) Operation
 - High speed Read reduce overall XiP instruction fetch time
 - Continuous Read with Wrap further reduce data latency to fill up SoC cache
- Software/Hardware Write Protection
 - Write protect all/portion of memory via software
 - Enable/Disable protection with WP# Pin
 - Individual Block Protection
- Data Integrity Check
 - On-chip ECC (1-bit correction/2-bit detection every 8-Byte) (1)
 - CRC detects accidental changes to raw data

- Fast Program/Erase Speed
 - Page Program time: 0.15ms typical
- Sector Erase time: 30ms typical
- Block Erase time: 0.15/0.22s typical
- Chip Erase time: 150s typical
- Flexible Architecture
- Sector of 4K-Byte
- Block of 32/64K-Byte
- Erase/Program Suspend/Resume
- Low Power Consumption
 - 40µA typical stand-by current
 - 4µA typical power-down current
- Advanced Security Features
 - 128-bit Unique ID
 - 4K-Byte Security Registers With OTP Lock
- Single Power Supply Voltage
 - Full voltage range: 2.7~3.6V
- Endurance and Data Retention
 - Minimum 100,000 Program/Erase Cycles
 - 20-year data retention typical
- ◆ Package Information
 - SOP16 300mil- SOP16 300mil
 - WSON8 (6x5mm)- WSON8 (8x6mm)
- TFBGA-24ball (5x5 Ball Array)

Note:


1. When ECC is enabled, it is required to program minimum one or multiple aligned 8-Byte granularities. Every aligned 8-Byte granularity should only be programmed once before Erase to ensure correct ECC operations.

2 GENERAL DESCRIPTIONS

The GD55T01GE (1G-bit) Serial flash supports the standard Serial Peripheral Interface (SPI), and supports the Quad SPI and DTR mode: Serial Clock, Chip Select, Serial Data I/O0 (SI), I/O1 (SO), I/O2 (WP#), I/O3,DQS, ECS# and RESET#. The Quad I/O & Quad output data is transferred with speed of 83MBytes/s, and the DTR Quad I/O data is transferred with speed of 200MBytes/s.

CONNECTION DIAGRAM AND PIN DESCRIPTION

Figure 1 Connection Diagram for WSON8 package



8 - LEAD WSON

Table 1 Pin Description for WSON8 package

Pin No.	Pin Name	I/O	Description
1	CS#	I	Chip Select Input
2	SO (IO1)	I/O	Data Output (Data Input Output 1)
3	WP# (IO2)	I/O	Write Protect Input (Data Input Output 2)
4	VSS		Ground
5	SI (IO0)	I/O	Data Input (Data Input Output 0)
6	SCLK	I	Serial Clock Input
7	IO3	I/O	Data Input Output 3
8	VCC		Power Supply

Note:

- 1. CS# must be driven high if chip is not selected. Please don't leave CS# floating any time after power is on.
- 2. If WP# is unused, it must be driven high by the host, or an external pull-up resistor must be placed on the PCB in order to avoid allowing WP# input to float.



Uniform Sector Standard and Quad Serial Flash

(IO1)

GD55T01GE

IO3 **SCLK** 16 SI **VCC** 15 (IO0) RESET# NC 3 14 **DQS** NC 4 13 Top View NC 5 12 NC DNU 6 DNU 11 CS# **VSS** 7 10 SO WP# 8 9

Figure 2 Connection Diagram for SOP16 package

Table 2 Pin Description for SOP16 package

16-LEAD SOP

(IO2)

Pin No.	Pin Name	1/0	Description
1	IO3	I/O	Data Input Output 3
2	VCC		Power Supply
3	RESET#	I	Reset Input
6/11	DNU		Do Not Use (It may connect to internal signal inside)
7	CS#	I	Chip Select Input
8	SO (IO1)	I/O	Data Output (Data Input Output 1)
9	WP# (IO2)	I/O	Write Protect Input (Data Input Output 2)
10	VSS		Ground
13	DQS	0	Data Strobe Signal Output
15	SI (IO0)	I/O	Data Input (Data Input Output 0)
16	SCLK	I	Serial Clock Input

Note:


- 1. CS# must be driven high if chip is not selected. Please don't leave CS# floating any time after power is on.
- 2. The DNU pin must be floating. It may connect to internal signal inside.
- 3. The NC pin is not connected to any internal signal. It is OK to connect it to the system ground (GND) or leave it floating.
- 4. The RESET# pin is a dedicated hardware reset pin regardless of device settings or operation states. If the hardware reset function is not used, this pin must be connected to VCC in the system.
- 5. If WP# is unused, it must be driven high by the host, or an external pull-up resistor must be placed on the PCB in order to avoid allowing WP# input to float.



Uniform Sector Standard and Quad Serial Flash

GD55T01GE

Figure 3 Connection Diagram for TFBGA24 5x5 ball array package



24-BALL TFBGA (5x5 ball array)


Table 3 Ball Description for TFBGA24 5x5 ball array package

Pin No.	Pin Name	1/0	Description
A4	RESET#	I	Reset Input
A5	ECS#	0	ECC Correction Signal (Open Drain)
B2	SCLK	I	Serial Clock Input
B3/C1/E5	VSS		Ground
B4/D1/E4	VCC		Power Supply
C2	CS#	I	Chip Select Input
C3	DQS	0	Data Strobe Signal Output
C4	WP# (IO2)	I/O	Write Protect Input (Data Input Output 2)
C5	DNU		Do Not Use (It may connect to internal signal inside)
D2	SO (IO1)	I/O	Data Output (Data Input Output 1)
D3	SI (IO0)	I/O	Data Input (Data Input Output 0)
D4	103	I/O	Data Input Output 3

Note:

- 1. CS# must be driven high if chip is not selected. Please don't leave CS# floating any time after power is on.
- 2. The DNU ball must be floating. It may connect to internal signal inside.
- 3. The NC ball is not connected to any internal signal. It is OK to connect it to the system ground (GND) or leave it floating.
- 4. The RESET# pin is a dedicated hardware reset pin regardless of device settings or operation states. If the hardware reset function is not used, this pin must be connected to VCC in the system.
- 5. If WP# is unused, it must be driven high by the host, or an external pull-up resistor must be placed on the PCB in order to avoid allowing WP# input to float.

BLOCK DIAGRAM



3 **MEMORY ORGANIZATION**

GD55T01GE

Each device has	Each block has	Each sector has	Each page has	
128M	64/32K	4K	256	Bytes
512K	256/128	16	-	pages
32K	16/8	-	-	sectors
2K/4K	-	-	-	blocks

UNIFORM BLOCK SECTOR ARCHITECTURE

GD55T01GE 64K Bytes Block Sector Architecture

Block	Sector	Addres	s range
	32767	7FFF000H	7FFFFFH
2047			
	32752	7FF0000H	7FF0FFFH
	32751	7FEF000H	7FEFFFFH
2046			
	32736	7FE0000H	7FE0FFFH
	47	02F000H	02FFFFH
2			
	32	020000H	020FFFH
	31	01F000H	01FFFFH
1			
	16	010000H	010FFFH
	15	00F000H	00FFFFH
0			
	0	000000H	000FFFH

GD55T01GE

DEVICE OPERATIONS

4.1 SPI Mode

Standard SPI

The GD55T01GE features a serial peripheral interface on 4 signals bus: Serial Clock (SCLK), Chip Select (CS#), Serial Data Input (SI) and Serial Data Output (SO). Both SPI bus mode 0 and 3 are supported. Input data is latched on the rising edge of SCLK and data shifts out on the falling edge of SCLK.

Quad SPI

The GD55T01GE supports Quad SPI operation when using the "Quad Output Fast Read", "Quad I/O Fast Read", "Quad Page Program" (6BH/6CH, EBH/ECH, 32H/34H, C2H/3EH) commands. These commands allow data to be transferred to or from the device at four times the rate of the standard SPI. When using the Quad SPI command the SI and SO pins become bidirectional I/O pins: IO0 and IO1.

DTR Quad SPI

The GD55T01GE supports DTR Quad SPI operation when using the "DTR Quad I/O Fast Read" (EDH/EEH) command. These commands allow data to be transferred to or from the device at eight times the rate of the standard SPI, and data output will be latched on both rising and falling edges of the serial clock. When using the DTR Quad SPI command the SI and SO pins become bidirectional I/O pins: IO0 and IO1.

4.2 **QPI** Mode

The GD55T01GE supports Quad Peripheral Interface (QPI) operations only when the device is switched from Standard/Quad SPI mode to QPI mode using the "Enable the QPI (38H)" command. The QPI mode utilizes all four IO pins to input the command code. Standard/Quad SPI mode and QPI mode are exclusive. Only one mode can be active at any given times. "Enable the QPI (38H)" and "Disable the QPI (FFH)" commands are used to switch between these two modes. Upon power-up and after software reset using "Enable Reset (66H) and Reset (99H)" command, the default state of the device is Standard/Quad SPI mode.

4.3 Quad DTR Mode

The GD55T01GE supports Quad DTR operations only when the device is in Quad DTR mode, which could be entered by setting Byte<0> in Configuration Register as E7H/C7H with the "Write Volatile Configuration Register command (81H)". The Quad DTR Mode utilizes all four IO pins to input the command code latched on the rising edge of SCLK. All four IO pins are used to input the address output the data on both rising and falling edges of SCLK.

4.4 **RESET Function**

The RESET# pin allows the device to be reset by the control.

The RESET# pin goes low for a minimum period of tRLRH will reset the flash. After reset cycle, the flash is at the following states:


- Standby mode
- All the volatile bits will return to the default status as power on.



Uniform Sector Standard and Quad Serial Flash

GD55T01GE

Figure 4 RESET Condition



4.5 ECC Function

The ECC Correction Signal (ECS#) pin is provided to the system hardware designers to determine the ECC status during any Read operation. The ECS# pin will be pulled low during any 8-Byte Read data output period in which an ECC event has occurred. ECS# pin can be used to represent SEC (Single Error Correction) and DED (Double Error Detection) events. ECC Correction Signal Output pin is an Open-Drain connection.

4.6 Data Strobe Function

The Data Strobe function is enabled as default for this device, and the DQS pin is an active output pin for the Data Strobe (DQS) signal during Read operations. The DQS signal is typically used in high speed applications to indicate when the output data is ready to be fetched by the controllers. When the data strobe function is enabled, DQS signal is driven to ground once CS# goes LOW, and will start to toggle when the output data is ready on the I/O pins. The toggling frequency is the same as the CLK frequency. For STR Read operations, the data should only be latched on the rising edge of DQS signal. For DTR Read operations, the data should be latched on both rising edge and falling edge of the DQS signal. The Data Strobe function can also be disabled by setting the non-volatile or volatile Configuration Register Byte<0>. Please refer to the Configuration Register description for details. When disabled, the DQS signal is not driven and will stay at Hi-Z state.

GD55T01GE

5 DATA PROTECTION

The GD55T01GE provide the following data protection methods:

- Write Enable (WREN) command: The WREN command is set the Write Enable Latch bit (WEL). The WEL bit will return to reset by the following situation:
 - Power-Up/ Software reset (66H+99H)
 - Write Disable (WRDI)
 - Write Status Register (WRSR)
 - Write Extended Address Register (WEAR)
 - Write Nonvolatile Configuration Register (WNVCR)
 - Write Volatile Configuration Register (WVCR)
 - Page Program (PP)
 - Sector Erase (SE) / Block Erase (BE) / Chip Erase (CE)
 - Erase Security Registers / Program Security Registers
- Software Protection Mode:
 - -The Block Protect (BP4, BP3, BP2, BP1, and BP0) bits define the section of the memory array that can be read but cannot be changed.
 - Individual Block Protection bit provides the protection selection of each individual block.
- Hardware Protection Mode: WP# goes low to protect the BP0~BP4 bits and SRP0 bit.
- Deep Power-Down Mode: In Deep Power-Down Mode, all commands are ignored except the Release from Deep Power-Down Mode command and reset command (66H+99H).

Table 4. GD55T01GE Block Protected area size

	Status I	Register	Conter	nt		Memory Content		
BP4	BP3	BP2	BP1	BP0	Blocks	Addresses	Density	Portion
Х	0	0	0	0	NONE	NONE	NONE	NONE
0	0	0	0	1	2047	07FF0000h-07FFFFFh	64KB	Upper 1/2048
0	0	0	1	0	2046 to 2047	07FE0000h-07FFFFFh	128KB	Upper 1/1024
0	0	0	1	1	2044 to 2047	07FC0000h-07FFFFFh	256KB	Upper 1/512
0	0	1	0	0	2040 to 2047	07F80000h-07FFFFFh	512KB	Upper 1/256
0	0	1	0	1	2032 to 2047	07F00000h-07FFFFFh	1MB	Upper 1/128
0	0	1	1	0	2016 to 2047	07E00000h-07FFFFFh	2MB	Upper 1/64
0	0	1	1	1	1984 to 2047	07C00000h-07FFFFFh	4MB	Upper 1/32
0	1	0	0	0	1920 to 2047	07800000h-07FFFFFh	8MB	Upper 1/16
0	1	0	0	1	1792 to 2047	07000000h-07FFFFFh	16MB	Upper 1/8
0	1	0	1	0	1536 to 2047	06000000h-07FFFFFh	32MB	Upper 1/4
0	1	0	1	1	1024 to 2047	04000000h-07FFFFFh	64MB	Upper 1/2
1	0	0	0	1	0	00000000h-0000FFFFh	64KB	Lower 1/2048
1	0	0	1	0	0 to 1	00000000h-0001FFFFh	128KB	Lower 1/1024
1	0	0	1	1	0 to 3	00000000h-0003FFFFh	256KB	Lower 1/512
1	0	1	0	0	0 to 7	00000000h-0007FFFFh	512KB	Lower 1/256
1	0	1	0	1	0 to 15	00000000h-000FFFFh	1MB	Lower 1/128



GD55T01GE

1	0	1	1	0	0 to 31	00000000h-001FFFFh	2MB	Lower 1/64
1	0	1	1	1	0 to 63	00000000h-003FFFFh	4MB	Lower 1/32
1	1	0	0	0	0 to 127	00000000h-007FFFFh	8MB	Lower 1/16
1	1	0	0	1	0 to 255	00000000h-00FFFFFh	16MB	Lower 1/8
1	1	0	1	0	0 to 511	00000000h-01FFFFFh	32MB	Lower 1/4
1	1	0	1	1	0 to 1023	00000000h-03FFFFFh	64MB	Lower 1/2
Х	1	1	Х	Х	ALL	00000000h-07FFFFFh	128MB	ALL

Table 5. GD55T01GE Individual Block Protection (WPS=0)

Block	Sector	Addres	s range	Individual Block Lock Operation
	32767	07FF F000h	07FF FFFFh	2048 Blocks
2047				Block Lock: 36H+Address
	32752	07FF 0000h	07FF 0FFFh	Block Unlock: 39H+Address
2046	32736~32751	07FE 0000h	07FE FFFFh	Read Block Lock: 3DH+Address
				Global Block Lock: 7EH
				Global Block Unlock: 98H
1	16~31	0001 0000h	0001 FFFFh	
	15	0000 F000h	0000 FFFFh	
0				
	0	0000 0000h	0000 0FFFh	

Notes:

- 1. Protection configuration: This bit is used to select which Write Protect scheme should be used.
- 2. Individual Block Protection bits are volatile lock bits. Each volatile bit corresponds to and provides volatile protection for an individual memory sector, which is locked temporarily (protection is cleared when the device is reset or powered down).
- 3. The first and last sectors will have volatile protections at the 4KB sector level. Each 4KB sector in these sectors can be individually locked by volatile lock bits setting.

GD55T01GE

DATA INTEGRITY CHECK 6

The data storage and transmission errors will cause unexpected Flash device variation that makes a harmful impact on overall system functions. To prevent these errors, GD55T01GE product provides advanced Data Integrity Check function. For the data storage and data transmission in the flash device, Data Integrity Check can check errors and correct them, allowing self-checking and preventing errors in advance.

The Data Integrity Check function includes two methods:

- ECC (Error Checking and Correcting): to prevent the data storage errors
- CRC (Cyclic Redundancy Check): to prevent the data transmission errors

The register data and software signals can also be used to associate the Data Integrity Check function to fully record the results of checking, and can also immediately feedback.

6.1 **ECC (Error Checking and Correcting)**

Error Correction Codes (ECC) is a commonly used technique in non-volatile memory to reduce the device Bit Error Rate (BER) during the device operation life and improve device reliability. To achieve error detection and correction, redundancy data must be added to store the ECC calculation results for a given length of data. In GD55T01GE, every aligned 8-Byte data (A[2:0] = 0, 0, 0) stored in the memory array will be checked by the internal ECC engine using SEC-DED (Single Error Correction - Double Error Detection) Hsiao Codes algorithm. With 8-Byte ECC data granularity, ECC calculation latency time can be minimized and highest level of data integrity can be preserved.

The default value of all memory data is FFH (Erased) when the device is shipped from the factory. A "Page Program (02H/12H)" or "Quad Page Program (32H/34H)" or "Extended Quad Page Program (C2H/3EH)" command can be used to program the user data into the memory array. When ECC is enabled (ECC=1 in Configuration Register), ECC calculation will be performed during the internal programming operation and the results are stored in the redundancy or spare area of the memory array. It is necessary to program every page in aligned 8-Byte granularity so that ECC engine can store the correct ECC information. It is also required that every aligned 8-Byte data granularity can only be programmed once to avoid additional ECC calculation in the same granularity resulting incorrect ECC results. A technique previously known as "Incremental Byte/Bit Programming to the same Byte location" cannot be used for GD55T01GE when ECC is enabled.

During data read operations, the internal ECC engine will check the ECC results stored in the spare area and apply necessary error correction or error detection to the main array data being read out. It is necessary to check the ECC Status Bits (SEC and DED) in the Status Register after every Read operation to see if the data read out contains one error or not. A Read operation can start from any Byte address and continue through the entire memory array, so it is not necessary to align the 8-Byte granularity boundary address to start a Read command.

Additional hardware monitoring of the ECC status can also be used to observe the ECC status in real time during any data output. When configured, the ECS# (ECC Correction Signal) pin will be pulled low during any aligned 8-Byte data output if it contains SEC or DED event.


The SEC and DED bits can be reset through anyone of the following situations:

- Sending a new Read Command
- Issuing Software Reset Command
- Hardware Reset
- Power-up cycle

6.2 ECS# (Error corrected Signal) Pin

The ECS# pin is a real time hardware signal to feedback the ECC correction status. The ECS# pin is designed as an open drain structure and a pull-up resistor (Rp) is required. In normal situation, the ECS# is kept on High-Z state. Once error correction begins, the ECS# pin will pull low during the whole ECC chunk unit after a duration of tECSV delay timing. The ECS# (ECC Correction Signal) pin will be pulled low during any aligned 8-Byte data output if it contains SEC (Single Error Correction) or DED (Double Error Detection event).

Figure 5. ECS# Timing



6.3 Parity Check (CRC)

The parity check function can only be operated when the data is input/output in DTR mode. The bit7~6 in Byte<4> of the Configuration Register can set the parity check function.


For read operation after the Parity check function is enabled, the data CRC bit should be output by each CRC chunk unit. Otherwise, read CRC code might be error.

The CRC Chunk size can be configured as 16-Byte, 32-Byte, 64-Byte or 128-Byte by the Configuration Register setting. However, when the device enters the "Read with Wrap" mode, while the CRC function is also enabled, and the CRC Chunk size will be set to be identical with the Wrap Length (16-Byte, 32-Byte, 64-Byte or 128-Byte) by internal circuitry. Only when the device is not in the "Read with Wrap" mode, the original CRC Chunk size setting will be restored.

For program operation after the Program Parity check function is enabled, the CRC code needs to be set after the address and data cycles. The starting address for the Flash device has to be issued at CRC chunk boundary, and the data CRC bit also should be input by each CRC chunk unit. Otherwise, the program command would abort.

The data CRC Bytes are calculated by exclusive-OR on each I/O bus in the CRC chunk.

Figure 6. CRC Timing (Program)





GD55T01GE

Figure 7. CRC Timing (DTR mode, input & output CRC enabled)




Figure 8. CRC Timing (DTR mode, input CRC disabled & output CRC enabled)




Figure 9. CRC Timing (DTR mode, input CRC enabled & output CRC disabled)






Figure 10. CRC Timing (STR mode EDH/EEH command, input & output CRC enabled)



Note: 4-Byte address for example.

Figure 11. CRC Timing (STR mode EDH/EEH command, input CRC disabled & output CRC enabled)




Note: 4-Byte address for example.



GD55T01GE

Figure 12. CRC Timing (STR mode EDH/EEH command, input CRC enabled & output CRC disabled)



Note: 4-Byte address for example.

7 REGISTERS

7.1 Status Register

Table 6. Status Register-SR No.1

No.	Bit Name	Description	Note
S7	SRP0	Status Register Protection Bit	Non-volatile writable
S6	BP4	Block Protect Bit	Non-volatile writable
S5	BP3	Block Protect Bit	Non-volatile writable
S4	BP2	Block Protect Bit	Non-volatile writable
S3	BP1	Block Protect Bit	Non-volatile writable
S2	BP0	Block Protect Bit	Non-volatile writable
S1	WEL	Write Enable Latch	Volatile, read only
S0	WIP	Erase/Write In Progress	Volatile, read only

Table 7. Status Register-SR No.2

No.	Bit Name	Description	Note
S15	SUS1	Erase Suspend Bit	Volatile, read only
S14	SRP1	Status Register Protection Bit	Non-volatile writable
S13	EE	Erase Error Bit	Volatile, read only
S12	PE	Program Error	Volatile, read only
S11	LB	Security Register Lock Bit	Non-volatile writable (OTP)
S10	SUS2	Program Suspend Bit	Volatile, read only
S9	Reserved	Reserved	Reserved
S8	ADS	Current Address Mode	Volatile, read only

The status and control bits of the Status Register are as follows:

WIP bit

The Write in Progress (WIP) bit indicates whether the memory is busy in program/erase/write status register or configuration register progress. When WIP bit sets to 1, means the device is busy in program/erase/write status register or configuration register progress, when WIP bit sets 0, means the device is not in program/erase/write status register or configuration register progress.

WEL bit

The Write Enable Latch (WEL) bit indicates the status of the internal Write Enable Latch. When set to 1 the internal Write Enable Latch is set, when set to 0 the internal Write Enable Latch is reset and no Write, Program or Erase command is accepted.

BP4, BP3, BP2, BP1, BP0 bits

The Block Protect (BP4, BP3, BP2, BP1, and BP0) bits are non-volatile. They define the size of the area to be software protected against Program and Erase commands. These bits are written with the Write Status Register (WRSR) command.



Uniform Sector Standard and Quad Serial Flash

GD55T01GE

When the Block Protect (BP4, BP3, BP2, BP1, and BP0) bits are set to 1, the relevant memory area becomes protected against Page Program (PP), Sector Erase (SE) and Block Erase (BE) commands. The Block Protect (BP4, BP3, BP2, BP1, and BP0) bits can be written provided that the Hardware Protected mode has not been set. The Chip Erase (CE) command is executed only if none sector or block is protected.

SRP0, SRP1 bits

The Status Register Protect (SRP1 and SRP0) bits are non-volatile Read/Write bits in the status register. The SRP bits control the method of write protection: software protection, hardware protection, power supply lock-down or one time programmable protection.

SRP1	SRP0	#WP	Status Register	Description
0	0	Х	Software Protected	The Status Register can be written to after a Write Enable
U	U	^	Software Protected	command, WEL=1.(Default)
0	1	0	Hardware Protected	WP#=0, the Status Register locked and cannot be written to.
0	4	1	Hardwara Hanrata eta d	WP#=1, the Status Register is unlocked and can be written to
U	0 1 1 Hardware Unprotected		nardware Oriprotected	after a Write Enable command, WEL=1.
1	0	Х	Power Supply Lock-	Status Register is protected and cannot be written to again until
!	U	^	Down ⁽¹⁾⁽²⁾	the next Power-Down, Power-Up cycle.
1	1	V One Time Bregrem(2)		Status Register is permanently protected and cannot be written
'	1 1 X One Time Program ⁽²⁾		One fille Plogram	to.

NOTE:

- 1. When SRP1, SRP0= (1, 0), a Power-Down, Power-Up cycle will change SRP1, SRP0 to (0, 0) state.
- 2. This feature is available on special order. Please contact GigaDevice for details.

ADS bit

The Address Status (ADS) bit is a read only bit that indicates the current address mode the device is operating in. The device is in 3-Byte address mode when ADS=0 (default), and in 4-Byte address mode when ADS=1.

SUS1, SUS2 bits

The SUS1 and SUS2 bits are read only bits in the status register (S15 and S10) that are set to 1 after executing an Program/Erase Suspend (75H) command (The Erase Suspend will set the SUS1 bit to 1, and the Program Suspend will set the SUS2 bit to 1). The SUS1 and SUS2 bits are cleared to 0 by Erase/Program Resume (7AH) command, software reset (66H+99H) command as well as a power-down, power-up cycle.

LB bit

The LB bit is non-volatile One Time Program (OTP) bit in Status Register (S11) that provide the write protect control and status to the Security Registers. The default state of LB bit is 0, the security registers are unlocked. The LB bit can be set to 1 using the Write Register instruction. The LB bit is One Time Programmable, once they are set to 1, the Security Registers will become read-only permanently.

PE bit

The Program Error (PE) bit is a read only bit that indicates a program failure. It will also be set when the user attempts to



Uniform Sector Standard and Quad Serial Flash

GD55T01GE

program a protected array sector or access the locked OTP space. PE is cleared to "0" after program operation resumes

EE bit

The Erase Error (EE) bit is a read only bit that indicates an erase failure. It will also be set when the user attempts to erase a protected array sector or access the locked OTP space. EE is cleared to "0" after erase operation resumes

7.2 Extended Address Register

Table 8 Extended Address Register

No.	Name	Description	Note
EA7	SEC	Single Error Correction Bit	Volatile, read only
EA6	DED	Double Error Detection Bit	Volatile, read only
EA5	CRCERR	CRC Error Bit	Volatile, read only
EA4	Reserved	Reserved	Reserved
EA3	Reserved	Reserved	Reserved
EA2	A26	Address bit	Volatile writable
EA1	A25	Address bit	Volatile writable
EA0	A24	Address bit	Volatile writable

The extended address register is only used when the address mode is 3-Byte mode, as to set the higher address. The default value of the address bit is "0".

For the read operation, the whole array can be continually read out with one command. Data output starts from the selected 128Mb, and it can cross the boundary. When the last Byte of the segment is reached, the next Byte (in a continuous reading) is the first Byte of the next segment. However, the EAR (Extended Address Register) value does not change. The random access reading can only be operated in the selected segment.

The Chip erase command will erase the whole chip and is not limited by EAR selected segment. However, the sector erase, block erase, program operation are limited in selected segment and will not cross the boundary.

A26, A25, A24 bits

The Extended Address Bits are used only when the device is operating in the 3-Byte Address Mode (ADS=0), which is volatile writable by C5H command.

If Configuration Register Byte <5> set to FEH, or an "Enter 4-Byte Address Mode (B7H)" instruction is issued, the device will require 4-Byte address input for all address related instructions, and the Extended Address Bit setting will be ignored.

A26, A25, A24	Die#	Address			
000	0	0000 0000h-00FF FFFFh			
001	0	0100 0000h-01FF FFFFh			
010	0	0200 0000h-02FF FFFFh			
011	0	0300 0000h-03FF FFFFh			
100	1	0400 0000h-04FF FFFFh			
101	1	0500 0000h-05FF FFFFh			
110	1	0600 0000h-06FF FFFFh			
111	1	0700 0000h-07FF FFFFh			



GD55T01GE

CRCERR bit

The CRCERR bit is used to show the result of Parity Check for the last Read/Program operation. If Parity Check fails, the CRCERR bit will be set to 1. The CRCERR bit will be cleared to 0 once the device accepts a new CRC supported command and checks CRC pass.

SEC, DED bits


SEC (Single Error Correction) and DED (Double Error Detection) Status Bits are used to show the ECC results for the last Read operation. SEC and DED bits will be cleared to 0 once the last 8-Byte chunk contains no SEC/DED events

SEC, DED	Definitions
00	No ECC events in all aligned 8-Byte granularities
10	SEC events in single or multiple 8-Byte granularities, and the data is OK to use. (Unless it contains more than one odd bit errors in 8-Byte granularity)
01	DED events in single or multiple 8-Byte granularities, and the data contains 2 or more even bit errors.
11	Both SEC & DED occurred in multiple 8-Byte granularities, and the data contains 2 or more bit errors.

INTERNAL CONFIGURATION REGISTER

The memory configuration is set by an internal configuration register that is not directly accessible to users. The user can change the default configuration at power up by using the WRITE NONVOLATILE CONFIGURATION REGISTER. Information from the nonvolatile configuration register overwrites the internal configuration register during power on or after a reset.

The user can change the configuration during device operation using the WRITE VOLATILE CONFIGURATION REGISTER command. Information from the volatile configuration registers overwrite the internal configuration register immediately after the WRITE command completes.



8.1 **Nonvolatile Configuration Register**

Nonvolatile Configuration Register bits set the device configuration after power-up or reset. All bits are erased (FFh) unless stated otherwise. This register is read from and written to using the READ NONVOLATILE CONFIGURATION REGISTER and the WRITE NONVOLATILE CONFIGURATION REGISTER commands, respectively. The commands use the main array address scheme, but only the LSB is used to access different register settings, thereby providing up to 256 Bytes of registers (See the table below for the details). A WRITE command to a reserved address will set the device to the default status of the corresponding Byte.

Addr bit7 bit6 bit5 bit4 bit3 bit2 bit1 Settings bit0 Description 1 1 1 1 STR with DQS (Default) 1 1 1 1 1 0 1 1 1 1 1 STR W/O DQS <0> 1 1 I/O mode 1 1 0 0 1 1 Quad DTR with DQS 0 1 1 1 0 0 1 1 Quad DTR W/O DQS Others Reserved Dummy cycle 0 0 0 0 0 0 1 1 3 Dummy <1> configuration(6-7) 0 0 0 0 0 1 0 0 4 Dummy

Table 6. **Nonvolatile Configuration Register**



GD55T01GE

										05~1E: 5~30 Dummy
										(Default=10h)
		Othe	rs							Reserved
		1	1	1	1	х	х	х	х	ODT Disabled (Default)
		1	1	1	0	х	х	х	х	300-Ohm ODT
	On die termination	1	1	0	1	х	х	х	х	150-Ohm ODT
		1	1	0	0	х	х	х	х	100-Ohm ODT
<3>		Х	х	х	х	1	1	1	1	50-Ohm (Default)
	Driver Strength	Х	х	х	х	1	1	1	0	35-Ohm
	configuration	х	х	х	х	1	1	0	1	25-Ohm
	Ü	X	х	х	х	1	1	0	0	18-Ohm
		1	1	x	x	х	х	x	x	16-Byte CRC
		1	0	x	x	х	х	x	x	32-Byte CRC
	CRC configuration	0	1	x	х	х	х	x	X	64-Byte CRC
		0	0	x	x	х	х	x	x	128-Byte CRC
		x	x	1	x	х	x	x	x	CRC Output Disabled (Default)
		X	x	0	x	x	x	x	x	CRC Output Enabled
	CRC enable	X	x	х	1	x	x	x	x	CRC Input Disabled (Default)
		×	x	x	0	x	x	x	x	CRC Input Enabled
		x	x	X	x	1	X	X	x	DLP Disabled (Default)
	DLP configuration	×	x	X	X	0	X	X	X	DLP Enabled
<4>	Protection	x	х	x	x	х	1	x	x	BP Protection (Default)
	configuration (WPS)	х	х	х	х	х	0	х	х	Individual Block Protection ⁽⁸⁾
	ECC & ECS# configuration	х	х	х	х	х	х	1	1	ECC Enabled ECS#: 2-bit Error or Double
										Programmed (Default)
		x	x	х	x	x	x	1	0	ECC Enabled ECS#: 2-bit Error Only
		х	х	х	х	х	х	0	1	ECC Enabled ECS#: 1- or 2-bit Error
		Х	х	х	х	х	х	0	0	ECC Disabled
		1	1	1	1	1	1	1	1	3-Byte Address (Default)
<5>	Beyond 128Mb	1	1	1	1	1	1	1	0	4-Byte Address
	addr configuration	Others								Reserved
		1	1	1	1	1	1	1	1	XIP Disabled (Default)
<6>	Continuous Read	1	1	1	1	1	1	1	0	XIP Enabled
	configuration ⁽⁹⁾	Othe	rs	1	1	1	1	1	1	Reserved
		1	1	1	1	1	1	1	1	Wrap Disabled (Default)
	Wrap	1	1	1	1	1	1	1	0	64-Byte Wrap
1	1		1	1	1	l	l	ļ		_ '
<7>	configuration ⁽⁹⁾	1	1	1	1	1	1	0	1	32-Byte Wrap



GD55T01GE

Others R	Reserved
----------	----------

Notes:

- 1. The number of cycles must be set to accord with the clock frequency, which varies by the type of FAST READ command (See Supported Clock Frequencies table). Insufficient dummy clock cycles for the operating frequency causes the memory to read incorrect data.
- 2. 03H/13H: SPI 0 dummy; QPI&DTR N/A
- 3. 05H/35H/9EH/9FH: SPI&QPI 0 dummy; DTR 8 dummy.
- 4. 3DH: SPI 0dummy; QPI&DTR 8 dummy.
- 5. 4BH/5AH/B5H/85H: SPI&QPI&DTR 8 dummy.
- 6. 0BH/0CH/6BH/6CH/48H: SPI 8dummy; QPI&DTR dummy follow CONFIGURATION REGISTER<0> (initiation = 16 dummy)
- 7. EBH/ECH/EDH/EEH: SPI&QPI&DTR dummy follow CONFIGURATION REGISTER<1> (initiation = 16 dummy)
- 8. When WPS protection is enabled, the entire memory array is being protected after Power-up or Reset.
- 9. Only Quad I/O (EBH and ECH) and DTR Quad I/O fast read (EDH and EEH) support wrap read and XIP operation.

8.2 Volatile Configuration Register

Volatile Configuration Register bits temporarily set the device configuration after power-up or reset. All bits are erased (FFh) unless stated otherwise. This register is read from and written to using the READ VOLATILE CONFIGURATION REGISTER and the WRITE VOLATILE CONFIGURATION REGISTER commands, respectively. The commands use the main array address scheme; however, only the LSB is used to access different register settings to provide up to 256 Bytes of registers (See the table below for the details). A WRITE command to a reserved address will set the device to the default status of the corresponding Byte.

Table 7. Volatile Configuration Register

Addr	Settings	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	Description
		1	1	1	1	1	1	1	1	STR with DQS (Default)
		1	1	0	1	1	1	1	1	STR W/O DQS
<0>	I/O mode	1	1	1	0	0	1	1	1	Quad DTR with DQS
		1	1	0	0	0	1	1	1	Quad DTR W/O DQS
		Other	'S							Reserved
		0	0	0	0	0	0	1	1	3 Dummy
	Dummy cycle configuration ⁽⁶⁻⁷⁾	0	0	0	0	0	1	0	0	4 Dummy
<1>										05~1E: 5~30 Dummy
			•••							(Default=10h)
		Others							Reserved	
		1	1	1	1	х	х	х	х	ODT Disabled (Default)
	On die termination	1	1	1	0	х	х	х	х	300-Ohm ODT
	On the termination	1	1	0	1	х	х	х	х	150-Ohm ODT
<3>		1	1	0	0	х	х	Х	х	100-Ohm ODT
	Driver Strength	Х	х	х	х	1	1	1	1	50-Ohm (Default)
	Driver Strength configuration	Х	х	х	х	1	1	1	0	35-Ohm
	Comiguration	х	Х	х	Х	1	1	0	1	25-Ohm



GD55T01GE

X	
CRC configuration 1 0 x x x x x x 32-Byte CRC 0 1 x x x x x 64-Byte CRC	
CRC configuration 0 1 x x x x x x 64-Byte CRC	
0 1 x x x x x 64-Byte CRC	
0 0 x x x x x x 128-Byte CRC	
x x 1 x x x x x CRC Output Disabled (I	Default)
CRC enable x x 0 x x x x x CRC Output Enabled	
x x x 1 x x x CRC Input Disabled (De	efault)
x x x 0 x x x x CRC Input Enabled	
DLP configuration x x x x x 1 x x DLP Disabled (Default)	
DLP configuration x x x x 0 x x x DLP Enabled	
Protection x x x x x x x BP Protection (Default)	
configuration (WPS) X X X X X X X X Individual Block Protect	ion ⁽⁸⁾
ECC Enabled	
x x x x x x 1 1 ECS#: 2-bit Error or Do	uble
Programmed (Default)	
ECC & ECS# x x x x x x x 1 0 ECC Enabled	
configuration	
ECC Enabled	
x x x x x x 0 1 ECS#: 1- or 2-bit Error	
x x x x x x 0 0 ECC Disabled	
1 1 1 1 1 1 3-Byte Address (Default	:)
Seyond 128Mb 1 1 1 1 1 1 0 4-Byte Address	
addr configuration Others Reserved	
1 1 1 1 1 1 XIP Disabled (Default)	
Continuous Read 1 <td></td>	
configuration ⁽⁹⁾ Others Reserved	
1 1 1 1 1 1 1 Wrap Disabled (Default))
1 1 1 1 1 1 0 64-Byte Wrap	
Wrap	
configuration ⁽⁹⁾ 1	
Others Reserved	

Notes:

- 1. The number of cycles must be set to accord with the clock frequency, which varies by the type of FAST READ command (See Supported Clock Frequencies table). Insufficient dummy clock cycles for the operating frequency causes the memory to read incorrect data.
- 2. 03H/13H: SPI 0 dummy; QPI&DTR N/A
- 3. 05H/35H/9EH/9FH: SPI&QPI 0 dummy; DTR 8 dummy.
- 4. 3DH: SPI 0dummy; QPI&DTR 8 dummy.
- 5. 4BH/5AH/B5H/85H: SPI&QPI&DTR 8 dummy.
- 6. 0BH/0CH/6BH/6CH/48H: SPI 8dummy; QPI&DTR dummy follow CONFIGURATION REGISTER<0> (initiation = 16 dummy)

- 7. EBH/ECH/EDH/EEH: SPI&QPI&DTR dummy follow CONFIGURATION REGISTER<1> (initiation = 16 dummy)
- 8. When WPS protection is enabled, the entire memory array is being protected after Power-up or Reset.
- 9. Only Quad I/O (EBH and ECH) and DTR Quad I/O fast read (EDH and EEH) support wrap read and XIP operation.

DLP bit

The DLP bit is Data Learning Pattern Enable bit, which is writable by B1/81H command. For Quad output, Quad I/O and Quad I/O DTR Fast Read commands, a pre-defined "Data Learning Pattern" can be used by the flash memory controller to determine the flash data output timing on 4 I/O pins. When DLP=0, from the third dummy clock, the flash will output "00110100" Data Learning Pattern sequence on each of the I/O or 4 I/O pins until data output. If the dummy clock is not enough for the output of the whole Data Learning Pattern, the last several bit of the Data Learning Pattern would be cut-off. During this period, controller can fine tune the data latching timing for each I/O pins to achieve optimum system performance. DLP=1 will disable the Data Learning Pattern output.

SCLK

SCLK

Address

Dummy

Data

Data

Dota

Do

Figure 13. Data Learning Pattern Sequence Diagram (STR, Dummy Clock ≥ 10)

Note: 12 dummy cycle example






Figure 14. Data Learning Pattern Sequence Diagram (STR, Dummy Clock < 10)


Note: 8 dummy cycle example





Note: 7 dummy cycle example

Figure 16. Data Learning Pattern Sequence Diagram (DTR, Dummy Clock < 6)



Note: 5 dummy cycle example

Supported Clock Frequencies 8.3

Table 9 Clock Frequencies of TFBGA-24 (5x5 Ball Array)

Number of Dummy Clock	Quad I/O F	OBLETO	
Cycle	STR	DTR	QPI DTR
4	40	40	40
6	84	84	84
8	104	104	104
10	133	133	133
12	152	152	152
14	166	166	166
16 and above	166	200	200

Table 10 Clock Frequencies of WSON8 (8x6mm)

Number of Dummy Clock	Quad I/O F	OPLETE		
Cycle	STR	DTR	- QPI DTR	
4	40	40	40	
6	84	84	84	
8	104	90	90	
10	133	90	90	
12	152	90	90	
14 and above	166	90	90	

Table 11 Clock Frequencies of SOP16 (300mil)

Number of Dummy Clock	Quad I/O F	ODI DED	
Cycle	STR	DTR	QPI DTR
4	40	40	40
6	84	84	84
8	104	104	104



GD55T01GE

10	133	133	133
12	152	152	152
14 and above	166	166	166

Note:

- 1. Values are guaranteed by characterization and not 100% tested in production
- 2. Dummy clock cycle listed above is recommended. Please contact GigaDevice for clock frequency of dummy clock cycle configuration out of the table above.

8.4 **Data Sequence Wraps by Density**

Table 12 Sequence of Bytes during Wrap

Starting Address	16-Byte Wrap	32-Byte Wrap	64-Byte Wrap
0	0-1-215-0-1	0-1-231-0-1	0-1-263-0-1
1	1-215-0-1-2	1-231-0-1-2	1-263-0-1-2
15	15-0-1-2-315-0-1	15-16-1731-0-1	15-16-1763-0-1
31	-	31-0-1-2-331-0-1	31-32-3363-0-1
63	-	-	63-0-163-0-1

9 COMMAND DESCRIPTIONS

All commands, addresses and data are shifted in and out of the device, beginning with the most significant bit on the first rising edge of SCLK after CS# is driven low. Then, the one-Byte command code must be shifted in to the device, with most significant bit first on SI, and each bit is latched on the rising edges of SCLK.

Every command sequence starts with a one-Byte command code. Depending on the command, this might be followed by address Bytes, or by data Bytes, or by both or none. CS# must be driven high after the last bit of the command sequence has been completed. For the command of Read, Fast Read, Read Status Register or Release from Deep Power-Down, and Read Device ID, the shifted-in command sequence is followed by a data-out sequence. All read instruction can be completed after any bit of the data-out sequence is being shifted out, and then CS# must be driven high to return to deselected status.

For the command of Page Program, Sector Erase, Block Erase, Chip Erase, Write Status Register, Write Enable, Write Disable or Deep Power-Down command, CS# must be driven high exactly at a Byte boundary, otherwise the command is rejected, and is not executed. That is CS# must be driven high when the number of clock pulses after CS# being driven low is an exact multiple of eight. For Page Program, if at any time the input Byte is not a full Byte, nothing will happen and WEL will not be reset.

Table 13 Commands (Standard SPI & DTR Quad SPI)

		Standard SPI		Quad SPI DTR			
Command name	Code	Command -Address- Data	Dummy Clock Cycles	Command- Address- Data (s-d-d)	Dummy Clock Cycles	Address Bytes	Data Bytes
Software Reset Operations		1		1	•		
Reset Enable	66H	1-0-0	0	4-0-0	0	0	0
Reset Memory	99H	1-0-0	0	4-0-0	0	0	0
Read ID Operations							
Read ID	9EH/9FH	1-0-(1)	0	4-0-(4)	8	0	1 to ∞
Read Serial Flash Discovery Parameter	5AH	1-1-(1)	8	4-4-(4)	8	3	1 to ∞
Read Unique ID	4BH	1-1-(1)	8	4-4-(4)	8	3(4)	1 to ∞
Read Memory Operations	•	1		1	•		
Read	03H	1-1-(1)	0	-	-	3(4)	1 to ∞
Fast Read	0BH	1-1-(1)	8	4-4-(4)	16	3(4)	1 to ∞
Quad Output Fast Read	6BH	1-1-(4)	8	4-4-(4)	16	3(4)	1 to ∞
Quad I/O Fast Read	EBH	1-4-(4)	16	4-4-(4)	16	3(4)	1 to ∞
DTR Quad I/O Fast Read	EDH	1-4d-(4d)	16	4-4-(4)	16	3(4)	1 to ∞
Read Memory Operations with 4-Byte Address							
4-Byte Read	13H	1-1-(1)	0	-	-	4	1 to ∞
4-Byte Fast Read	0CH	1-1-(1)	8	4-4-(4)	16	4	1 to ∞
4-Byte Quad Output Fast Read	6CH	1-1-(4)	8	4-4-(4)	16	4	1 to ∞



GD55T01GE

4-Byte Quad I/O Fast Read	ECH	1-4-(4)	16	4-4-(4)	16	4	1 to ∞
4-Byte DTR Quad I/O	ГГЦ	1 4d (4d)	16	4.4.(4)	16	4	1 to ∞
Fast Read	EEH	1-4d-(4d)	16	4-4-(4)	16	4	1 10 ∞
Write Operations							
Write Enable	06H	1-0-0	0	4-0-0	0	0	0
Write Disable	04H	1-0-0	0	4-0-0	0	0	0
Volatile SR Write Enable	50H	1-0-0	0	4-0-0	0	0	0
Read Register Operations							
Read Status Register-1	05H	1-0-(1)	0	4-0-(4)	8	0	1 to ∞
Read Status Register-2	35H	1-0-(1)	0	4-0-(4)	8	0	1 to ∞
Read Nonvolatile	B5H	1 1 (1)	8	4.4.(4)	8	2(4)	1
Configuration Register	ПСО	1-1-(1)	0	4-4-(4)	0	3(4)	!
Read Volatile Configuration Register	85H	1-1-(1)	8	4-4-(4)	8	3(4)	1
Read Extended Address Register	С8Н	1-0-(1)	0	4-0-(4)	8	0	1
Write Register Operations							
Write Status Register-1	01H	1-0-1	0	4-0-4	0	0	1
Write Status Register-2	31H	1-0-1	0	4-0-4	0	0	1
Write Nonvolatile			_		_	- 4 - 1	
Configuration Register	B1H	1-1-1	0	4-4-4	0	3(4)	1
Write Volatile Configuration Register	81H	1-1-1	0	4-4-4	0	3(4)	1
Write Extended Address Register	C5H	1-0-1	0	4-0-4	0	0	1
Program Operations							l.
Page Program	02H	1-1-1	0	4-4-4	0	3(4)	1 to 256
Quad Input Fast Program	32H	1-1-4	0	4-4-4	0	3(4)	1 to 256
Extended Quad Input Fast Program	C2H	1-4-4	0	4-4-4	0	3(4)	1 to 256
Program Operations with 4-	-Byte Addre	ess					
4-Byte Page Program	12H	1-1-1	0	4-4-4	0	4	1 to 256
4-Byte Quad Input Fast Program	34H	1-1-4	0	4-4-4	0	4	1 to 256
4-Byte Quad Input Extended Fast Program	3EH	1-4-4	0	4-4-4	0	4	1 to 256
Erase Operations			l		I	1	
4KB Sector Erase		440	0	4-4-0	0	3(4)	0
	20H	1-1-0	U	4-4-0	U	J (T)	
32KB Block Erase	20H 52H	1-1-0	0	4-4-0	0	3(4)	0



GD55T01GE

Chip Erase	C7/60H	1-0-0	0	4-0-0	0	0	0			
Erase Operations with 4-By	te Address		•		•	•	•			
4-Byte 4KB Sector Erase	21H	1-1-0	0	4-4-0	0	4	0			
4-Byte 32KB Block Erase	5CH	1-1-0	0	4-4-0	0	4	0			
4-Byte 64KB Block Erase	DCH	1-1-0	0	4-4-0	0	4	0			
Suspend/Resume Operations										
Program/Erase Suspend	75H	1-0-0	0	4-0-0	0	0	0			
Program/Erase Resume	7AH	1-0-0	0	4-0-0	0	0	0			
One-Time Programmable (0	OTP) Operat	tions								
Read OTP Array	48H	1-1-(1)	8	4-4-(4)	16	3(4)	1 to ∞			
Program OTP Array	42H	1-1-1	0	4-4-4	0	3(4)	1 to			
Program OTP Array	42N	1-1-1	U	4-4-4	U	3(4)	256			
Erase OTP Array	44H	1-1-0	0	4-4-0	0	3(4)	0			
QPI Mode Operation										
Enable QPI	38H	1-0-0	0	4-0-0	0	0	0			
4-Byte Address Mode Oper	ations									
Enter 4-Byte Address	B7H	1-0-0	0	4-0-0	0	0	0			
Mode	D/II	1-0-0	U	4-0-0	U	U	U			
Exit 4-Byte Address Mode	E9H	1-0-0	0	4-0-0	0	0	0			
Deep Power-Down Operation	ons									
Enter Deep Power Down	В9Н	1-0-0	0	4-0-0	0	0	0			
Release From Deep Power	ABH	1-0-0	0	4-0-0	0	0	0			
Down	АБП	1-0-0	U	4-0-0	U	U	U			
Advanced Sector Protectio	Advanced Sector Protection Operations									
Individual Sector Lock	36H	1-1-0	0	4-4-0	0	3(4)	0			
Individual Sector Unlock	39H	1-1-0	0	4-4-0	0	3(4)	0			
Read Sector Lock	3DH	1-1-(1)	0	4-4-(4)	8	3(4)	1			
Global Sector Lock	7EH	1-0-0	0	4-0-0	0	0	0			
Global Sector Unlock	98H	1-0-0	0	4-0-0	0	0	0			

Table 14 Commands (QPI)

			•		
Command name	Code	Command- Address-Data	Dummy Clock Cycles	Address Bytes	Data Bytes
Software Reset Operations					•
Reset Enable	66H	4-0-0	0	0	0
Reset Memory	99H	4-0-0	0	0	0
Read ID Operations			•		
Read ID	9EH/9FH	4-0-(4)	0	0	1 to ∞
Read Unique ID	4BH	4-4-(4)	8	3(4)	1 to ∞
Read Serial Flash Discovery	EAL	4.4.(4)	0	2	1 to ∞
Parameter	5AH	4-4-(4)	8	3	1 10 ∞
Read Memory Operations					



GD55T01GE

Fast Read	0BH	4-4-(4)	8	3(4)	1 to ∞
		* ,	<u> </u>	•	
Quad Output Fast Read	6BH	4-4-(4)	8	3(4)	1 to ∞
Quad I/O Fast Read DTR Quad I/O Fast Read	EBH	4-4-(4)	16	3(4)	1 to ∞
	EDH	4-4d-(4d)	16	3(4)	1 to ∞
Read Memory Operations with 4-By			1 2		1
4-Byte Fast Read	0CH	4-4-(4)	8	4	1 to ∞
4-Byte Quad Output Fast Read	6CH	4-4-(4)	8	4	1 to ∞
4-Byte Quad I/O Fast Read	ECH	4-4-(4)	16	4	1 to ∞
4-Byte DTR Quad I/O Fast Read	EEH	4-4d-(4d)	16	4	1 to ∞
Write Operations			1	T	_
Write Enable	06H	4-0-0	0	0	0
Write Disable	04H	4-0-0	0	0	0
Volatile SR Write Enable	50H				
Read Register Operations					
Read Status Register -1	05H	4-0-(4)	0	0	1 to ∞
Read Status Register -2	35H	4-0-(4)	0	0	1 to ∞
Read Nonvolatile Configuration	DELL	4.4.(4)	0	0(4)	4
Register	В5Н	4-4-(4)	8	3(4)	1
Read Volatile Configuration	0511	4.440		0(1)	_
Register	85H	4-4-(4)	8	3(4)	1
Read Extended Address Register	C8H	4-0-(4)	0	0	1
QPI Mode Operation			1	-1	
Disable QPI	FFH	4-0-0	0	0	0
Write Register Operations					
Write Status Register -1	01H	4-0-4	0	0	1
Write Status Register -2	31H	4-0-4	0	0	1
Write Nonvolatile Configuration					
Register	B1H	4-4-4	0	3(4)	1
Write Volatile Configuration					
Register	81H	4-4-4	0	3(4)	1
Write Extended Address Register	C5H	4-0-4	0	0	1
Program Operations			1		
Page Program	02H	4-4-4	0	3(4)	1 to 256
Quad Input Fast Program	32H	4-4-4	0	3(4)	1 to 256
Extended Quad Input Fast Program	C2H	4-4-4	0	3(4)	1 to 256
Program Operations with 4-Byte Ad	dress		- L	1	1
4-Byte Page Program	12H	4-4-4	0	4	1 to 256
4-Byte Quad Input Fast Program	34H	4-4-4	0	4	1 to 256
4-Byte Quad Input Extended Fast					
Program	3EH	4-4-4	0	4	1 to 256
Erase Operations			1		1
4KB Sector Erase	20H	4-4-0	0	3(4)	0
200.0. 2.000	_~			٠(١/	



GD55T01GE

32KB Block Erase	52H	4-4-0	0	3(4)	0
64KB Block Erase	D8H	4-4-0	0	3(4)	0
Chip Erase	C7/60H	4-0-0	0	0	0
Erase Operations with 4-Byte Addr	ess				
4-Byte 4KB Sector Erase	21H	4-4-0	0	4	0
4-Byte 32KB Block Erase	5CH	4-4-0	0	4	0
4-Byte 64KB Block Erase	DCH	4-4-0	0	4	0
Suspend/Resume Operations					
Program/Erase Suspend	75H	4-0-0	0	0	0
Program/Erase Resume	7AH	4-0-0	0	0	0
One-Time Programmable (OTP) Op	erations				
Read OTP Array	48H	4-4-(4)	8	3(4)	1 to ∞
Program OTP Array	42H	4-4-(4)	0	3(4)	1 to 256
Erase OTP Array	44H	4-4-0	0	3(4)	0
4-ByteAddress Mode Operations					
Enter 4-Byte Address Mode	В7Н	4-0-0	0	0	0
Exit 4-Byte Address Mode	E9H	4-0-0	0	0	0
Deep Power-Down Operations					
Enter Deep Power Down	В9Н	4-0-0	0	0	0
Release From Deep Power Down	ABH	4-0-0	0	0	0
Advanced Sector Protection Opera	tions				
Individual Sector Lock	36H	4-4-0	0	3(4)	0
Individual Sector Unlock	39H	4-4-0	0	3(4)	0
Read Sector Lock	3DH	4-4-(4)	8	3(4)	1
Global Sector Lock	7EH	4-0-0	0	0	0
Global Sector Unlock	98H	4-0-0	0	0	0

Table of ID Definitions GD55T01GE

Operation Code	M7-M0	ID23-ID16	ID15-ID8	ID7-ID0
9EH/9FH	C8	46	1B	FF

9.1 Enable 4-Byte Mode (B7H)

The Enable 4-Byte Mode command enables accessing the address length of 32-bit for the memory area of the higher density (larger than 128Mb). After sending the Enable 4-Byte Mode command, the ADS bit (S8) will be set to 1 to indicate the 4-Byte address mode has been enabled. Once the 4-Byte address mode is enabled, the address length becomes 32-bit.

Figure 17 Enable 4-Byte Mode Sequence Diagram (SPI)





Figure 18 Enable 4-Byte Mode Sequence Diagram (QPI and Quad DTR)



9.2 Disable 4-Byte Mode (E9H)

The Disable 4-Byte Mode command is executed to exit the 4-Byte address mode and enter the 3-Byte address mode. After sending the Disable 4-Byte Mode command, the ADS bit (S8) will be clear to be 0 to indicate the 4-Byte address mode has been disabled, and then the address length will return to 24-bit.

Figure 19 Disable 4-Byte Mode Sequence Diagram (SPI)





Figure 20 Disable 4-Byte Mode Sequence Diagram (QPI and Quad DTR)



GD55T01GE

9.3 Write Enable (WREN) (06H)

The Write Enable (WREN) command is for setting the Write Enable Latch (WEL) bit. The Write Enable Latch (WEL) bit must be set prior to every Page Program (PP), Sector Erase (SE), Block Erase (BE), Chip Erase (CE), Write Status Register (WRSR), Write Extended Address Register (WEAR), Write Nonvolatile/Volatile configure register and Erase/Program Security Registers command. The Write Enable (WREN) command sequence: CS# goes low → sending the Write Enable command → CS# goes high.

Figure 21 Write Enable Sequence Diagram (SPI)





Figure 22 Write Enable Sequence Diagram (QPI and Quad DTR)



9.4 Write Disable (WRDI) (04H)

The Write Disable command is for resetting the Write Enable Latch (WEL) bit. The Write Disable command sequence: CS# goes low →Sending the Write Disable command →CS# goes high. The WEL bit is reset by following condition: Power-up and upon completion of the Write Status Register, Write Extended Address Register (WEAR), Write Nonvolatile/Volatile configure register, Page Program, Sector Erase, Block Erase, Chip Erase, Erase/Program Security Registers and Reset commands.

Figure 23 Write Disable Sequence Diagram (SPI)





Figure 24 Write Disable Sequence Diagram (QPI and Quad DTR)



GD55T01GE

9.5 Write Enable for Volatile Status Register (50H)

The non-volatile Status Register bits can also be written to as volatile bits. This gives more flexibility to change the system configuration and memory protection schemes quickly without waiting for the typical non-volatile bit write cycles or affecting the endurance of the Status Register non-volatile bits. The Write Enable for Volatile Status Register command must be issued prior to a Write Status Register command, and any other commands cannot be inserted between them. Otherwise, Write Enable for Volatile Status Register will be cleared. The Write Enable for Volatile Status Register command will not set the Write Enable Latch bit, it is only valid for the Write Status Register command to change the volatile Status Register bit values.





Figure 25 Write Enable for Volatile Status Register Sequence Diagram (SPI)

Figure 26 Write Enable for Volatile Status Register Sequence Diagram (QPI and Quad DTR)



9.6 Write Status Register (WRSR) (01H/31H)


The Write Status Register (WRSR) command allows new values to be written to the Status Register. Before it can be accepted, a Write Enable (WREN) command must previously have been executed. After the Write Enable (WREN) command has been decoded and executed, the device sets the Write Enable Latch (WEL).

The Write Status Register (WRSR) command has no effect on S15, S13, S12, S10, S9, S1 and S0 of the Status Register. For command code "01H" / "31H", the Status Register bits S7~S0 / S15~S8 would be written. CS# must be driven high after the eighth of the data Byte has been latched in. Otherwise, the Write Status Register (WRSR) command is not executed. As soon as CS# is driven high, the self-timed Write Status Register cycle (whose duration is tW) is initiated. While the Write Status Register cycle is in progress, the Status Register may still be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Write Status Register cycle, and is 0 when it is completed. When the cycle is completed, the Write Enable Latch (WEL) is reset.

The Write Status Register (WRSR) command allows the user to change the values of the Block Protect (BP4, BP3, BP2, BP1, and BP0) bits, to define the size of the area that is to be treated as read-only. The Write Status Register (WRSR) command also allows the user to set or reset the Status Register Protect (SRP0) bit in accordance with the Write Protect (WP#) signal. The Status Register Protect (SRP1 and SRP0) bits and Write Protect (WP#) signal allow the device to be put in the Hardware Protected Mode. The Write Status Register (WRSR) command is not executed once the Hardware Protected Mode is entered.



GD55T01GE






Figure 28 Write Status Register Sequence Diagram (QPI)





Figure 29 Write Status Register Sequence Diagram (Quad DTR)



9.7 Write Extended Address Register (C5H)

The Extended Address Register is a volatile register that stores the 4th Byte address (A31-A24) when the device is operating in the 3-Byte Address Mode (ADS=0). To write the Extended Address Register bits, a Write Enable (06H) instruction must previously have been executed for the device to accept the Write Extended Address Register instruction (Status Register bit WEL must equal 1). Once write enabled, the instruction is entered by driving CS# low, sending the instruction code "C5H", and then writing the Extended Address Register data Byte.

Upon power up or the execution of a Software/Hardware Reset, the Extended Address Register bit values will be cleared to 0.

The Extended Address Bit is only effective when the device is in the 3-Byte Address Mode. When the device operates in the 4-Byte Address Mode (ADS=1), any command with address input of A31-A24 will replace the Extended Address Register values. It is recommended to check and update the Extended Address Register if necessary when the device is switched from 4-Byte to 3-Byte Address Mode.

GD55T01GE






Figure 31 Write Extended Address Register Sequence Diagram (QPI)





Figure 32 Write Extended Register Sequence Diagram (DTR, QPI)




9.8 Write Nonvolatile/Volatile Configuration Register (B1H/81H)

The Write Nonvolatile/Volatile Configuration Register (WRCR) command allows new values to be written to the Nonvolatile/Volatile Configuration Register. Before it can be accepted, a Write Enable (WREN) command must previously have been executed. After the Write Enable (WREN) command has been decoded and executed, the device sets the Write Enable Latch (WEL).


CS# must be driven high after the data Byte has been latched in. If not, the Write Configuration Register (WRCR) command is not executed. As soon as CS# is driven high, the self-timed Write Configuration Register cycle (whose duration is tW for B1H) is initiated. The Write In Progress (WIP) bit is 1 during the self-timed Write Configuration Register cycle, and is 0 when it is completed. When the cycle is completed, the Write Enable Latch (WEL) is reset.

Figure 33 Write Nonvolatile/Volatile Configuration Register Sequence Diagram (SPI)




GD55T01GE

Figure 34 Write Nonvolatile/Volatile Configuration Register Sequence Diagram (QPI)



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

Figure 35 Write Nonvolatile/Volatile Configuration Register Sequence Diagram (Quad DTR)



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

9.9 Read Status Register (05H/35H)

The Read Status Register (RDSR) command is for reading the Status Register. The Status Register may be read at any time, even while a Program, Erase or Write Status Register cycle is in progress. When one of these cycles is in progress, it is recommended to check the Write in Progress (WIP) bit before sending a new command to the device. It is also possible to read the Status Register continuously. For command code of "05H" / "35H", the SO will output Status Register bits S7~S0 / S15~S8..

Figure 36 Read Status Register Sequence Diagram (SPI)





Figure 37 Read Status Register Sequence Diagram (QPI)






Figure 38 Read Status Register Sequence Diagram (Quad DTR)

9.10 Read Nonvolatile/Volatile Configuration Register (B5H/85H)

The Read Nonvolatile/Volatile Configuration Register command is for reading the Nonvolatile/Volatile Configuration Registers. It is followed by a 3-Byte address (A23-A0) or a 4-Byte address (A31-A0) and a dummy Byte, and each bit is latched-in on the rising edge of SCLK. Then the Configuration Register, at that address, is shifted out on SO, and each bit is shifted out, at a Max frequency fc, on the falling edge of SCLK. Read Nonvolatile/Volatile Configuration Register command, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.

CS#

SCLK

O 1 2 3 4 5 6 7 8 9 10 28 29 30 31

SCLK

Command

Command

24-bit address

SI

B5H/85H

23/22/21

--3/21/0

--
SO

High-Z

CS#

SCLK

SCLK

SU


Dummy Byte

T/6/5/4/3/2/1/0

MSB

Figure 39 Read Configuration Registers Sequence Diagram (SPI)

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.





GD55T01GE

CS# 0 1 2 3 4 **SCLK** dummy IO[3:0] B5H or 85H CS# 12 13 SCLK CR out CR7-4\CR3-0 IO[3:0]

Figure 41 Read Configuration Registers Sequence (Quad DTR)

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

9.11 Read Extended Address Register (C8H)

The Read Extended Address Register instruction is entered by driving CS# low and shifting the instruction code "C8H" into the SI pin on the rising edge of SCLK. The Extended Address Register bits are then shifted out on the SO pin at the falling edge of SCLK with most significant bit (MSB) first.

When the device is in the 4-Byte Address Mode, the value of the address bits is ignored.





Figure 42 Read Extended Address Register Sequence Diagram (SPI)








GD55T01GE


Figure 44 Read Extended Address Register Sequence Diagram (Quad DTR)



9.12 Read Data Bytes (03H/13H)

The Read Data Bytes (READ) command is followed by a 3-Byte address (A23-A0) or a 4-Byte address (A31-A0), and each bit is latched-in on the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, and each bit is shifted out, at a Max frequency fR, on the falling edge of SCLK. The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shifted out. The whole memory can, therefore, be read with a single Read Data Bytes (READ) command. Any Read Data Bytes (READ) command, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.

Figure 45 Read Data Bytes Sequence Diagram




Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

9.13 Read Data Bytes at Higher Speed (0BH/0CH)


The Read Data Bytes at Higher Speed (Fast Read) command is for quickly reading data out. It is followed by a 3-Byte address (A23-A0) or a 4-Byte address (A31-A0) and dummy clocks, and each bit is latched-in on the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, and each bit is shifted out, at a Max frequency f_C, on the falling edge of SCLK. The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shifted out.

Figure 46 Read Data Bytes at Higher Speed Sequence Diagram (SPI)




Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

Figure 47 Read Data Bytes at Higher Speed Sequence Diagram (QPI)



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

Figure 48 Read Data Bytes at Higher Speed Sequence Diagram (Quad DTR)



9.14 Quad Output Fast Read (6BH/6CH)

The Quad Output Fast Read command is followed by 3-Byte address (A23-A0) or a 4-Byte address (A31-A0) and dummy clocks, and each bit is latched in on the rising edge of SCLK, then the memory contents are shifted out 4-bit per clock cycle from IO3, IO2, IO1 and IO0. The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shifted out.




Figure 49 Quad Output Fast Read Sequence Diagram (SPI)

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.




Figure 50 Quad Output Fast Read Sequence Diagram (QPI)




Figure 51 Quad Output Fast Read Sequence Diagram (Quad DTR)

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

9.15 Quad I/O Fast Read (EBH/ECH)

The Quad I/O Fast Read command is similar to the Quad Output Fast Read command but with the capability to input the 3-Byte address (A23-0) or a 4-Byte address (A31-A0) and a "Continuous Read Mode" Byte and dummy clocks. 4-bit is transferred per clock by IO0, IO1, IO2, IO3, and each bit is latched in on the rising edge of SCLK, then the memory contents are shifted out 4-bit per clock cycle from IO0, IO1, IO2, IO3. The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shifted out.




Figure 52 Quad I/O Fast Read Sequence Diagram (SPI, M5-4≠ (1, 0))

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.




Figure 53 Quad I/O Fast Read Sequence Diagram (QPI, M5-4≠ (1, 0))

GD55T01GE





Figure 54 Quad I/O Fast Read Sequence Diagram (Quad DTR, M5-4≠ (1, 0))

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

Quad I/O Fast Read with "Continuous Read Mode"


The Quad I/O Fast Read command can further reduce command overhead through setting the "Continuous Read Mode" bits (M7-0) after the input 3-Byte address (A23-A0) or 4-Byte address (A31-A0). If the "Continuous Read Mode" bits (M5-4) = (1, 0), then the next Quad I/O Fast Read command (after CS# is raised and then lowered) does not require the EBH/ECH command code. If the "Continuous Read Mode" bits (M5-4) do not equal to (1, 0), the next command requires the command code, thus returning to normal operation. The only way to quit the Quad I/O Continuous Read Mode" is to set the "Continuous Read Mode" bits (M5-4) not equal to (1, 0).

Figure 55 Quad I/O Fast Read Sequence Diagram (STR, M5-4= (1, 0))



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

Figure 56 Quad I/O Fast Read Sequence Diagram (DTR, M5-4= (1, 0))



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

Quad I/O Fast Read with "16/32/64-Byte Wrap Around"

The Quad I/O Fast Read command can be used to access a specific portion within a page by issuing Wrap configuration register Byte prior to EBH/ECH. The data being accessed can be limited to either a 16/32/64-Byte section of a 256-Byte

GD55T01GE

page. The output data starts at the initial address specified in the command, once it reaches the ending boundary of the 16/32/64-Byte section, the output will wrap around the beginning boundary automatically until CS# is pulled high to terminate the command.

The Burst with Wrap feature allows applications that use cache to quickly fetch a critical address and then fill the cache afterwards within a fixed length (16/32/64-Byte) of data without issuing multiple read commands.

9.16 Quad I/O DTR Read (EDH/EEH)

The Quad I/O DTR Read instruction enables Double Transfer Rate throughput on quad I/O of Serial Flash in read mode. The address (interleave on 4 I/O pins) is latched on both rising and falling edge of SCLK, and data (interleave on 4 I/O pins) shift out on both rising and falling edge of SCLK. The 8-bit address can be latched-in at one clock, and 8-bit data can be read out at one clock, which means four bits at rising edge of clock, the other four bits at falling edge of clock. The first address Byte can be at any location. The address is automatically increased to the next higher address after each Byte data is shifted out, so the whole memory can be read out at a single Quad I/O DTR Read command. The address counter rolls over to 0 when the highest address has been reached.

While Program/Erase/Write Status Register cycle is in progress, Quad I/O DTR Read command is rejected without any impact on the Program/Erase/Write Status Register current cycle.




Figure 57. DTR Quad I/O Fast Read Sequence Diagram (SPI, M5-4 ≠ (1, 0))

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.




Figure 58. DTR Quad I/O Fast Read Sequence Diagram (QPI, M5-4 ≠ (1, 0))

GD55T01GE




Figure 59. DTR Quad I/O Fast Read Sequence Diagram (Quad DTR, M5-4 ≠ (1, 0))

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

Quad I/O DTR Read with "Continuous Read Mode"

The Quad I/O DTR Read command can further reduce command overhead through setting the "Continuous Read Mode" bits (M7-0) after the input address. If the "Continuous Read Mode" bits (M5-4) = (1, 0), then the next Quad I/O DTR Read command (after CS# is raised and then lowered) does not require the EDH/EEH command code. If the "Continuous Read Mode" bits (M5-4) do not equal to (1, 0), the next command requires the first EDH/EEH command code, thus returning to normal operation. The only way to quit the Quad I/O DTR Continuous Read Mode" is to set the "Continuous Read Mode" bits (M5-4) not equal to (1, 0).

Figure 60. DTR Quad I/O Fast Read Sequence Diagram (M5-4 = (1, 0))

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

Quad I/O DTR Fast Read with "16/32/64-Byte Wrap Around"

The Quad I/O DTR Fast Read command can be used to access a specific portion within a page by issuing Wrap configuration register Byte prior to EDH/EEH. The data being accessed can be limited to either a 16/32/64-Byte section of a 256-Byte page. The output data starts at the initial address specified in the command, once it reaches the ending boundary of the 16/32/64-Byte section, the output will wrap around the beginning boundary automatically until CS# is pulled high to terminate the command.

The Burst with Wrap feature allows applications that use cache to quickly fetch a critical address and then fill the cache afterwards within a fixed length (16/32/64-Byte) of data without issuing multiple read commands.

9.17 Page Program (PP) (02H/12H)

The Page Program (PP) command is for programming the memory. A Write Enable (WREN) command must previously



GD55T01GE

have been executed to set the Write Enable Latch (WEL) bit before sending the Page Program command.

The Page Program (PP) command is entered by driving CS# Low, followed by the command code, three or four address Bytes and at least one data Byte on SI. If the 8 least significant address bits (A7-A0) are not all zero, all transmitted data that goes beyond the end of the current page are programmed from the start address of the same page (from the address whose 8 least significant bits (A7-A0) are all zero). CS# must be driven low for the entire duration of the sequence. The Page Program command sequence: CS# goes low → sending Page Program command → 3-Byte address or 4-Byte address on SI → at least 1 Byte data on SI → CS# goes high. If more than 256 Bytes are sent to the device, previously latched data are discarded and the last 256 data Bytes are guaranteed to be programmed correctly within the same page. If less than 256 data Bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other Bytes of the same page. CS# must be driven high after the eighth bit of the last data Byte has been latched in; otherwise the Page Program (PP) command is not executed.

As soon as CS# is driven high, the self-timed Page Program cycle (whose duration is t_{PP}) is initiated. While the Page Program cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Page Program (PP) command applied to a page which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) is not executed.





Figure 61 Page Program Sequence Diagram (SPI)

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.





GD55T01GE




Figure 63 Page Program Sequence Diagram (Quad DTR)

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

9.18 Quad Page Program (32H/34H)

The Quad Page Program command is for programming the memory using four pins: IO0, IO1, IO2, and IO3. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Page Program command. The quad Page Program command is entered by driving CS# Low, followed by the command code (32H/34H), three or four address Bytes and at least one data Byte on IO pins.

If more than 256 Bytes are sent to the device, previously latched data are discarded and the last 256 data Bytes are guaranteed to be programmed correctly within the same page. If less than 256 data Bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other Bytes of the same page. CS# must be driven high after the eighth bit of the last data Byte has been latched in; otherwise the Quad Page Program (PP) command is not executed.


As soon as CS# is driven high, the self-timed Quad Page Program cycle (whose duration is tpp) is initiated. While the Quad Page Program cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Quad Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Quad Page Program command applied to a page which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) is not executed.




GD55T01GE





Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.





GD55T01GE




Figure 66 Quad Page Program Sequence Diagram (Quad DTR)

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

Extend Quad Page Program (C2H/3EH)

The Extend Quad Page Program command is for programming the memory using four pins: IO0, IO1, IO2, and IO3. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Page Program command. The extend guad Page Program command is entered by driving CS# Low, followed by the command code (C2H/3EH), three or four address Bytes and at least one data Byte on IO pins.

If more than 256 Bytes are sent to the device, previously latched data are discarded and the last 256 data Bytes are guaranteed to be programmed correctly within the same page. If less than 256 data Bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other Bytes of the same page. CS# must be driven high after the eighth bit of the last data Byte has been latched in; otherwise the Extend Quad Page Program (EPP) command is not executed.

As soon as CS# is driven high, the self-timed Extend Quad Page Program cycle (whose duration is tPP) is initiated. While the Extend Quad Page Program cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Extend Quad Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. An Extend Quad Page Program command applied to a page which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) is not executed.






Figure 67 Extend Quad Page Program Sequence Diagram (SPI)

GD55T01GE



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

9.20 Sector Erase (SE) (20H/21H)

The Sector Erase (SE) command is erased the all data of the chosen sector. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The Sector Erase (SE) command is entered by driving CS# low, followed by the command code, and 3- Byte address or 4-Byte address on SI. Any address inside the sector is a valid address for the Sector Erase (SE) command. CS# must be driven low for the entire duration of the sequence. The Sector Erase command sequence: CS# goes low \rightarrow sending Sector Erase command \rightarrow 3-Byte address or 4-Byte address on SI \rightarrow CS# goes high. CS# must be driven high after the eighth bit of the last address Byte has been latched in; otherwise the Sector Erase (SE) command is not executed. As soon as CS# is driven high, the self-timed Sector Erase cycle (whose duration is t_{SE}) is initiated. While the Sector Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Sector Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A Sector Erase (SE) command applied to a sector which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) bits is not executed.

CS#

O 1 2 3 4 5 6 7 8 9 29 30 31

SCLK

Command



CS#

SCLK

IO[3:0]


Uniform Sector Standard and Quad Serial Flash

GD55T01GE

CS# 0 2 5 6 7 3 4 SCLK **←**Command→ Address IO[3:0] 20H Addr. Addr. Addr. Addr. Addr. Addr.

Figure 71 Sector Erase Sequence Diagram (QPI)

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.



Addr

Addr.

Addr.

Addr

Figure 72 Sector Erase Sequence Diagram (Quad DTR)

Addr

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

9.21 32KB Block Erase (BE32) (52H/5CH)

20H

The 32KB Block Erase command is erased the all data of the chosen block. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The 32KB Block Erase command is entered by driving CS# low, followed by the command code, and 3-Byte address or 4-Byte address on SI. Any address inside the block is a valid address for the 32KB Block Erase command. CS# must be driven low for the entire duration of the sequence.

The 32KB Block Erase command sequence: CS# goes low \rightarrow sending 32KB Block Erase command \rightarrow 3-Byte address or 4-Byte address on SI \rightarrow CS# goes high. CS# must be driven high after the eighth bit of the last address Byte has been latched in; otherwise the 32KB Block Erase command is not executed. As soon as CS# is driven high, the self-timed Block Erase cycle (whose duration is t_{BE1}) is initiated. While the Block Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Block Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A 32KB Block Erase command applied to a block which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) bits is not executed.





Figure 73 32KB Block Erase Sequence Diagram (SPI)




GD55T01GE

Figure 74 32KB Block Erase Sequence Diagram (QPI)



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

Figure 75 32KB Block Erase Sequence Diagram (Quad DTR)




Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

9.22 64KB Block Erase (BE64) (D8H/DCH)


The 64KB Block Erase command is erased the all data of the chosen block. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The 64KB Block Erase command is entered by driving CS# low, followed by the command code, and 3-Byte address or 4-Byte address on SI. Any address inside the block is a valid address for the 64KB Block Erase (BE) command. CS# must be driven low for the entire duration of the sequence. The 64KB Block Erase command sequence: CS# goes low → sending 64KB Block Erase command → 3-Byte address or 4-Byte address on SI → CS# goes high. CS# must be driven high after the eighth bit of the last address Byte has been latched in; otherwise the 64KB Block Erase command is not executed. As soon as CS# is driven high, the self-timed Block Erase cycle (whose duration is t_{BE2}) is initiated. While the Block Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Block Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A 64KB Block Erase command applied to a block which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) bits is not executed.

Figure 76 64KB Block Erase Sequence Diagram (SPI)




GD55T01GE

Figure 77 64KB Block Erase Sequence Diagram (QPI)



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

Figure 78 64KB Block Erase Sequence Diagram (Quad DTR)



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

9.23 Chip Erase (CE) (60H/C7H)

The Chip Erase (CE) command is erased the all data of the chip. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit .The Chip Erase (CE) command is entered by driving CS# Low, followed by the command code on Serial Data Input (SI). CS# must be driven Low for the entire duration of the sequence. The Chip Erase command sequence: CS# goes low → sending Chip Erase command → CS# goes high. CS# must be driven high after the eighth bit of the command code has been latched in; otherwise the Chip Erase command is not executed. As soon as CS# is driven high, the self-timed Chip Erase cycle (whose duration is t_{CE}) is initiated. While the Chip Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Chip Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. The Chip Erase (CE) command is executed if the Block Protect (BP2, BP1, and BP0) bits are 0 The Chip Erase (CE) command is ignored if one or more sectors are protected.

Figure 79 Chip Erase Sequence Diagram (SPI)





Figure 80 Chip Erase Sequence Diagram (QPI and Quad DTR)



9.24 Enable QPI (38H)

The device support both Standard/Quad SPI and QPI mode. The "Enable QPI (38H)" command can switch the device from SPI mode to QPI mode. In order to switch the device to QPI mode, "Enable QPI (38H)" command must be issued. When the device is switched from SPI mode to QPI mode, the existing Write Enable Latch and Program/Erase Suspend status, and the Wrap Length setting will remain unchanged.

Figure 81 Enable QPI mode command Sequence Diagram (SPI)






Figure 82 Enable QPI mode command Sequence Diagram (Quad DTR)



9.25 Disable QPI (FFH)

To exit the QPI mode and return to Standard/Quad SPI mode, the "Disable QPI (FFH)" command must be issued. When the device is switched from QPI mode to SPI mode, the existing Write Enable Latch and Program/Erase Suspend status, and the Wrap Length setting will remain unchanged.

Figure 83 Disable QPI mode command Sequence Diagram (QPI and Quad DTR)



9.26 Deep Power-Down (DP) (B9H)

Executing the Deep Power-Down (DP) command is the only way to put the device in the lowest consumption mode (the Deep Power-Down Mode). It can also be used as an extra software protection mechanism, while the device is not in active use, since in this mode, the device ignores all Write, Program and Erase commands. Driving CS# high deselects the device, and puts the device in the Standby Mode (if there is no internal cycle currently in progress). But this mode is not the Deep Power-Down Mode. The Deep Power-Down Mode can only be entered by executing the Deep Power-Down (DP) command. Once the device has entered the Deep Power-Down Mode, all commands are ignored except the Release from Deep Power-Down (ABH) or Enable Reset (66H) and Reset (99H) commands. These commands can release the device from this mode. The Release from Deep Power-Down command releases the device from deep power down mode.

The Deep Power-Down Mode automatically stops at Power-Down, and the device is in the Standby Mode after Power-Up.

GD55T01GE

The Deep Power-Down command sequence: CS# goes low \rightarrow sending Deep Power-Down command \rightarrow CS# goes high. CS# must be driven high after the eighth bit of the command code has been latched in; otherwise the Deep Power-Down (DP) command is not executed. As soon as CS# is driven high, it requires a delay of t_{DP} before the supply current is reduced to t_{CC2} and the Deep Power-Down Mode is entered. Any Deep Power-Down (DP) command, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.

Figure 84 Deep Power-Down Sequence Diagram (SPI)





Figure 85 Deep Power-Down Sequence Diagram (QPI and Quad DTR)




9.27 Release from Deep Power-Down (ABH)

To release the device from the Power-Down state, the command is issued by driving the CS# pin low, shifting the instruction code "ABH" and driving CS# high. Release from Power-Down will take the time duration of tress (See AC Characteristics) before the device will resume normal operation and other command are accepted. The CS# pin must remain high during the tress time duration.


When used to release the device from the Power-Down state, the command is the same as previously described, After this time duration the device will resume normal operation and other command will be accepted. If the Release from Power-Down command is issued while an Erase, Program or Write cycle is in process (when WIP equal 1) the command is ignored and will not have any effects on the current cycle.


Figure 86 Release Power-Down Sequence Diagram (SPI)





GD55T01GE





9.28 Read Unique ID (4BH)

The Read Unique ID command accesses a factory-set read-only 128bit number that is unique to each device. The Unique ID can be used in conjunction with user software methods to help prevent copying or cloning of a system.

The Read Unique ID command sequence: CS# goes low \rightarrow sending Read Unique ID command \rightarrow 3-Byte address (0000000H) or 4-Byte address (00000000H) on SI \rightarrow 1 Byte Dummy \rightarrow 128bit Unique ID Out \rightarrow CS# goes high.

CS#

O 1 2 3 4 5 6 7 8 9 10 28 29 30 31


SCLK

Command


C

Figure 88 Read Unique ID Sequence Diagram (SPI)

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.



GD55T01GE



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

9.29 Read Identification (RDID) (9FH/9EH)

The Read Identification (RDID) command allows the 8-bit manufacturer identification to be read, followed by three Bytes of device identification. The device identification indicates the memory type in the first Byte, and the memory capacity of the device in the second Byte. The Read Identification (RDID) command while an Erase or Program cycle is in progress, is not decoded, and has no effect on the cycle that is in progress. The Read Identification (RDID) command should not be issued while the device is in Deep Power-Down Mode.

The device is first selected by driving CS# low. Then, the 8-bit command code for the command is shifted in. This is followed by the 32-bit device identification, stored in the memory. Each bit is shifted out on the falling edge of Serial Clock. The Read Identification (RDID) command is terminated by driving CS# high at any time during data output. When CS# is driven high, the device is in the Standby Mode. Once in the Standby Mode, the device waits to be selected, so that it can receive, decode and execute commands.




Figure 91 Read Identification ID Sequence Diagram (SPI)

GD55T01GE

Figure 92 Read Identification ID Sequence Diagram (QPI)





Figure 93 Read Identification ID Sequence Diagram (Quad DTR)



9.30 Program/Erase Suspend (PES) (75H)

The Program/Erase Suspend command "75H", allows the system to interrupt a page program or sector/block erase operation and then read data from any other sector or block. The Write Register command (01H, B1H) and Erase/Program Security Registers command (44H, 42H) and Erase commands (20H/21H, 52H/5CH, D8H/DCH, C7H, 60H) and Page Program command (02H/12H, 32H/34H, C2H/3EH) are not allowed during Program suspend. The Write Register command (01H, B1H) and Erase Security Registers command (44H) and Erase commands (20H/21H, 52H/5CH, D8H/DCH, C7H, 60H) are not allowed during Erase suspend. Program/Erase Suspend is valid only during the page program or sector/block erase operation. A maximum of time of "tsus" (See AC Characteristics) is required to suspend the program/erase operation. The Program/Erase Suspend command will be accepted by the device only if the SUS1/SUS2 bit in the Status Register equal to 0 and WIP bit equal to 1 while a Page Program or a Sector or Block Erase operation is on-going. If the SUS1/SUS2 bit equal to 1 or WIP bit equal to 0, the Suspend command will be ignored by the device. The WIP bit will be cleared from 1 to 0 within "tsus" and the SUS1/SUS2 bit will be set from 0 to 1 immediately after Program/Erase Suspend. A power-off during the suspend period will reset the device and release the suspend state.

GD55T01GE

Figure 94 Program/Erase Suspend Sequence Diagram (SPI)





Figure 95 Program/Erase Suspend Sequence Diagram (QPI and Quad DTR)



9.31 Program/Erase Resume (PER) (7AH)

The Program/Erase Resume command must be written to resume the program or sector/block erase operation after a Program/Erase Suspend command. The Program/Erase Resume command will be accepted by the device only if the SUS1/SUS2 bit equal to 1 and the WIP bit equal to 0. After issued the SUS1/SUS2 bit in the status register will be cleared from 1 to 0 immediately, the WIP bit will be set from 0 to 1 within 200ns and the Sector or Block will complete the erase operation or the page will complete the program operation. The Program/Erase Resume command will be ignored unless a Program/Erase Suspend is active.

Figure 96 Program/Erase Resume Sequence Diagram





Figure 97 Program/Erase Resume Sequence Diagram (QPI and Quad DTR)



9.32 Erase Security Registers (44H)


The GD55T01GE provides 4K-Byte Security Registers which can be erased and programmed individually. These registers may be used by the system manufacturers to store security and other important information separately from the main memory array.

The Erase Security Registers command is similar to Sector/Block Erase command. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit.

The Erase Security Registers command sequence: CS# goes low → sending Erase Security Registers command → CS# goes high. CS# must be driven high after the eighth bit of the last address Byte has been latched in; otherwise the Erase Security Registers command is not executed. As soon as CS# is driven high, the self-timed Erase Security Registers cycle (whose duration is tse) is initiated. While the Erase Security Registers cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Erase Security Registers cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. The Security Registers Lock Bit in the Configuration Register can be used to OTP protect the security registers. Once the bit is set to 1, the Security Registers will be permanently locked; the Erase Security Registers command will be ignored.


Address	A23-16	A15-12	A11-0
Security Register	00H	0000	Don't care

Figure 98 Erase Security Registers command Sequence Diagram (SPI)




Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

Figure 99 Erase Security Registers command Sequence Diagram (QPI)



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

Figure 100 Erase Security Registers command Sequence Diagram (Quad DTR)



9.33 Program Security Registers (42H)

The Program Security Registers command is similar to the Page Program command. The security register contains 16 pages content. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Program Security Registers command. The Program Security Registers command is entered by driving CS# Low, followed by the command code (42H), three address Bytes and at least one data Byte on SI. As soon as CS# is driven high, the self-timed Program Security Registers cycle (whose duration is tPP) is initiated. While the Program Security Registers cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Program Security Registers cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

If the Security Registers Lock Bit is set to 1, the Security Registers will be permanently locked. Program Security Registers command will be ignored.

Address	A23-16	A15-12	A11-8	A7-0
Security Register	00H	0000	Page Address	Byte Address

CS# 32 3 28 29 30 31 33 34 35 36 37 38 39 **SCLK** 24-bit address Command 42H 0 SI **MSB** CS# 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 **SCLK** Data Byte 2 Data Byte Data Byte 256 SI MSB MSB MSB

Figure 101 Program Security Registers command Sequence Diagram (SPI)

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.




Figure 102 Program Security Registers command Sequence Diagram (QPI)

GD55T01GE





Figure 103 Program Security Registers command Sequence Diagram (Quad DTR)

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

9.34 Read Security Registers (48H)

The Read Security Registers command is similar to Fast Read command. The command is followed by a 3-Byte or 4-Bytr address (A23-A0 or A31-A0) and a dummy Byte, and each bit is latched-in on the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, and each bit is shifted out, at a Max frequency fc, on the falling edge of SCLK. The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shifted out. Once the A11-A0 address reaches the last Byte of the register (Byte FFFH), it will reset to 000H, the command is completed by driving CS# high.

Address	A23-16	A15-12	A11-8	A7-0
Security Register	00H	0000	Page Address	Byte Address





GD55T01GE

CS# 0 2 8 23 24 25 **SCLK** Command→ Address Byte Data' 'Data' 10[3:0] 48H Addr. Addr. X Addr. Addr. Addr Addr

Figure 105 Read Security Registers command Sequence Diagram (QPI)

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.




Figure 106 Read Security Registers command Sequence Diagram (Quad DTR)

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

9.35 Individual Block/Sector Lock (36H)/Unlock (39H)/Read (3DH)

The individual block/sector lock provides an alternative way to protect the memory array from adverse Erase/Program. In order to use the Individual Block/Sector Locks, the WPS bit in Configuration Register bit 2 at address 04h must be set to 0. If WPS=1, the write protection will be determined by the combination of BP (4:0) bits in the Status Register.

The individual Block/Sector Lock command (36H) sequence: CS# goes low →SI: Sending individual Block/Sector Lock command → SI: Sending 3-Byte or 4-Byte individual Block/Sector Lock Address → CS# goes high.


The individual Block/Sector Unlock command (39H) sequence: CS# goes low →SI: Sending individual Block/Sector Unlock command → SI: Sending 3-Byte or 4-Byte individual Block/Sector Lock Address → CS# goes high.

The Read individual Block/Sector lock command (3DH) sequence: CS# goes low \rightarrow SI: Sending Read individual Block/Sector Lock command \rightarrow SI: Sending 3-Byte or 4-Byte individual Block/Sector Lock Address \rightarrow SO: The Block/Sector Lock Bit will out \rightarrow CS# goes high. If the least significant bit (LSB) is1, the corresponding block/sector is locked, if the LSB is 0, the corresponding block/sector is unlocked, Erase/Program operation can be performed.




GD55T01GE

Figure 107 Individual Block/Sector Lock command Sequence Diagram (SPI)




Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

Figure 108 Individual Block/Sector Lock command Sequence Diagram (QPI)




Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

Figure 109 Individual Block/Sector Lock command Sequence Diagram (Quad DTR)




Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

Figure 110 Individual Block/Sector Unlock command Sequence Diagram (SPI)



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

Figure 111 Individual Block/Sector Unlock command Sequence Diagram (QPI)






Uniform Sector GigaDevice Standard and Quad Serial Flash


GD55T01GE






Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

Figure 113 Read Individual Block/Sector lock command Sequence Diagram (SPI)




Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

Figure 114 Read Individual Block/Sector lock command Sequence Diagram (QPI)



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

Figure 115 Read Individual Block/Sector lock command Sequence Diagram (Quad DTR)



9.36 Global Block/Sector Lock (7EH) or Unlock (98H)

All Block/Sector Lock bits can be set to 1 by the Global Block/Sector Lock command, or can set to 0 by the Global Block/Sector Unlock command.

The Global Block/Sector Lock command (7EH) sequence: CS# goes low →SI: Sending Global Block/Sector Lock command → CS# goes high.

The Global Block/Sector Unlock command (98H) sequence: CS# goes low →SI: Sending Global Block/Sector Unlock command → CS# goes high.

Figure 116 Global Block/Sector Lock Sequence Diagram (SPI)




Figure 117 Global Block/Sector Lock Sequence Diagram (QPI and Quad DTR)




Figure 118 Global Block/Sector Unlock Sequence Diagram (SPI)





Figure 119 Global Block/Sector Unlock Sequence Diagram (QPI and Quad DTR)



9.37 Enable Reset (66H) and Reset (99H)

If the Reset command is accepted, any on-going internal operation (except in Continuous Read Mode) will be terminated and the device will return to its default power-on state and lose all the current volatile settings, such as Volatile Status



GD55T01GE

Register bits, Write Enable Latch status (WEL), Program/Erase Suspend status, Read Parameter setting (P7-P0), Deep Power Down Mode, Continuous Read Mode bit setting (M7-M0).

When Flash is in QPI Mode, DTR Mode or Continuous Read Mode (XIP), 66H&99H cannot reset Flash to power-on state. Therefore, it is recommended to send the following sequence to reset Flash in these modes:

- 1. 8CLK with IO<3:0>= all "H" or all "L": ensure Flash guit XIP mode
- 2. QPI format 66H/99H: ensure Flash in QPI mode and DTR mode can be reset
- 3. SPI format 66H/99H: ensure Flash in SPI mode can be reset

The "Enable Reset (66H)" and the "Reset (99H)" commands can be issued in either SPI or QPI mode. The "Reset (99H)" command sequence as follow: CS# goes low → Sending Enable Reset command → CS# goes high → CS# goes low → Sending Reset command → CS# goes high. Once the Reset command is accepted by the device, the device will take approximately tRST / tRST_E to reset. During this period, no command will be accepted. Data corruption may happen if there is an on-going or suspended internal Erase or Program operation when Reset command sequence is accepted by the device. It is recommended to check the WIP bit and the SUS1/SUS2 bits in Status Register before issuing the Reset command sequence.

Figure 120 Enable Reset and Reset command Sequence Diagram (SPI)





Figure 121 Enable Reset and Reset command Sequence Diagram (QPI and Quad DTR)



9.38 Read Serial Flash Discoverable Parameter (5AH)

The Serial Flash Discoverable Parameter (SFDP) standard provides a consistent method of describing the functional and feature capabilities of serial flash devices in a standard set of internal parameter tables. These parameter tables can be interrogated by host system software to enable adjustments needed to accommodate divergent features from multiple vendors. The concept is similar to the one found in the Introduction of JEDEC Standard, JESD68 on CFI. SFDP is a standard of JEDEC Standard No.216C.

Figure 122 Read Serial Flash Discoverable Parameter command Sequence Diagram (SPI)




Figure 123 Read Serial Flash Discoverable Parameter command Sequence Diagram (QPI)




Figure 124 Read Serial Flash Discoverable Parameter command Sequence Diagram (DTR, QPI)




Table 15 Signature and Parameter Identification Data Values (Please contact GigaDevice for details)

10 ELECTRICAL CHARACTERISTICS

10.1 Power-On Timing

Figure 125 Power-on Timing




Table 16 Power-Up Timing and Write Inhibit Threshold

Symbol	Parameter	Min.	Max.	Unit
tVSL	VCC (min.) to device operation	1.8		ms
VWI	Write Inhibit Voltage	1.5	2.5	V

10.2 Initial Delivery State

The device is delivered with the memory array erased: all bits are set to 1 (each Byte contains FFH). The Status Register contains 00H (all Status Register bits are 0).

10.3 Absolute Maximum Ratings


Parameter	Value	Unit
Ambient Operating Temperature (T _A)	-40 to 85	$^{\circ}$
	-40 to 105	
	-40 to 125	
Storage Temperature	-65 to 150	${\mathbb C}$
Transient Input/Output Voltage (note: overshoot)	-2.0 to VCC+2.0	V
Applied Input/Output Voltage	-0.6 to VCC+0.4	V
VCC	-0.6 to 4.2	V



GD55T01GE

Figure 126. Input Test Waveform and Measurement Level


Maximum Negative Overshoot Waveform Vss-2.0V -----



10.4 Capacitance Measurement Conditions

Symbol	Parameter	Min	Тур.	Max	Unit	Conditions
CIN/COLIT	Input/Output Capacitance			20		VIN=0V
CIN/COUT	(IO pins: IO[3:0])			20	pF	VOUT=0V
CIN	Input Capacitance (except IO pins)			16	pF	VIN=0V
COUT	Output Capacitance (except IO pins)			16	pF	VOUT=0V
CL	Load Capacitance		30		pF	
	Input Rise And Fall time			5	ns	
	Input Pulse Voltage	0.1VCC to 0.8VCC		V		
	Input Timing Reference Voltage	0.3VCC to 0.7VCC		V		
	Output Timing Reference Voltage		0.5VCC		V	

Figure 127. Absolute Maximum Ratings Diagram





GD55T01GE

10.5 DC Characteristics

 $(T_A = -40^{\circ}C \sim 85^{\circ}C, VCC = 2.7 \sim 3.6V)$

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit.
ILI	Input Leakage Current				±4	μΑ
ILO	Output Leakage Current				±4	μA
lası	Standby Current	CS#=VCC,		40	120	^
Icc ₁	Standby Current	VIN=VCC or VSS		40	120	μA
1	Deep Power-Down Current	CS#=VCC,		4	50	
I _{CC2}	Deep Power-Down Current	VIN=VCC or VSS		4	50	μA
		CLK=0.1VCC / 0.9VCC				
		at 166MHz,		40	60	mA
lass	Operating Current (Read)	Q=Open (x4 I/O)				
Icc3		CLK=0.1VCC / 0.9VCC				
		at 200MHz DTR,		65	95	mA
		Q=Open (x4 I/O)				
Icc4	Operating Current (PP)	CS#=VCC		18	30	mA
Icc5	Operating Current (WRSR)	CS#=VCC		30	50	mA
I _{CC6}	Operating Current (SE)	CS#=VCC		18	30	mA
I _{CC7}	Operating Current (BE)	CS#=VCC		18	30	mA
I _{CC8}	Operating Current (CE)	CS#=VCC		30	50	mA
V _{IL}	Input Low Voltage		-0.5		0.3VCC	V
V _{IH}	Input High Voltage		0.7VCC		VCC+0.4	V
V _{OL}	Output Low Voltage	I _{OL} = 100μA			0.2	V
Vон	Output High Voltage	I _{OH} = -100μA	VCC-0.2			V

- 1. Typical value at $T_A = 25^{\circ}C$, VCC = 3.3V.
- 2. Value guaranteed by design and/or characterization, not 100% tested in production.



GD55T01GE

(T_A = -40 $^{\circ}$ C ~105 $^{\circ}$ C , VCC=2.7~3.6V)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit.
lы	Input Leakage Current				±4	μΑ
ILO	Output Leakage Current				±4	μA
Land	Standby Current	CS#=VCC,		40	200	^
I _{CC1}	Standby Current	VIN=VCC or VSS		40	200	μA
I _{CC2}	Deep Power-Down Current	CS#=VCC,		4	100	шА
ICC2	Deep Fower-Down Current	VIN=VCC or VSS		4	100	μΑ
		CLK=0.1VCC / 0.9VCC				
		at 166MHz,		40	65	mA
lass	Operating Current (Read)	Q=Open (x4 I/O)				
Іссз		CLK=0.1VCC / 0.9VCC				
		at 200MHz DTR,		65	105	mA
		Q=Open (x4 I/O)				
I _{CC4}	Operating Current (PP)	CS#=VCC		18	35	mA
Icc5	Operating Current (WRSR)	CS#=VCC		30	60	mA
Icc6	Operating Current (SE)	CS#=VCC		18	35	mA
Icc7	Operating Current (BE)	CS#=VCC		18	35	mA
Icc8	Operating Current (CE)	CS#=VCC		30	60	mA
VIL	Input Low Voltage		-0.5		0.3VCC	V
VIH	Input High Voltage		0.7VCC		VCC+0.4	V
Vol	Output Low Voltage	I _{OL} = 100μA			0.2	V
Vон	Output High Voltage	Іон = -100μΑ	VCC-0.2			V

- 1. Typical value at T_A = 25 $^{\circ}\mathrm{C}$, VCC = 3.3V.
- 2. Value guaranteed by design and/or characterization, not 100% tested in production.



GD55T01GE

(T_A = -40 $^{\circ}$ C ~125 $^{\circ}$ C , VCC=2.7~3.6V)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit.
lы	Input Leakage Current				±6	μΑ
ILO	Output Leakage Current				±6	μA
	Standby Current	CS#=VCC,		40	400	
I _{CC1}	Standby Current	VIN=VCC or VSS		40	400	μA
1	Doon Dower Down Current	CS#=VCC,		4	200	
Icc2	Deep Power-Down Current	VIN=VCC or VSS		4	200	μA
		CLK=0.1VCC / 0.9VCC				
	Operating Current (Read)	at 166MHz,		40	70	mA
		Q=Open (x4 I/O)				
Іссз		CLK=0.1VCC / 0.9VCC				
		at 166MHz DTR,		55	100	mA
		Q=Open (x4 I/O)				
I _{CC4}	Operating Current (PP)	CS#=VCC		18	40	mA
I _{CC5}	Operating Current (WRSR)	CS#=VCC		30	70	mA
Icc6	Operating Current (SE)	CS#=VCC		18	40	mA
Icc7	Operating Current (BE)	CS#=VCC		18	40	mA
Icc8	Operating Current (CE)	CS#=VCC		30	70	mA
VIL	Input Low Voltage		-0.5		0.3VCC	V
VIH	Input High Voltage		0.7VCC		VCC+0.4	V
Vol	Output Low Voltage	I _{OL} = 100μA			0.2	V
Vон	Output High Voltage	I _{OH} = -100μA	VCC-0.2			V

- 1. Typical value at $T_A=25\,^{\circ}\!\mathrm{C}$, VCC = 3.3V.
- 2. Value guaranteed by design and/or characterization, not 100% tested in production.



GD55T01GE

10.6 AC Characteristics

 $(T_A = -40^{\circ}C \sim 85^{\circ}C, VCC = 2.7 \sim 3.6V)$

Symbol	Parameter	Min.	Тур.	Max.	Unit.
,	Serial Clock Frequency for all instructions except			400(4)	
f _{C1}	Read (03H, 13H, 05H, 35H, 9EH, 9FH) in STR mode			166 ⁽⁴⁾	MHz
	Serial Clock Frequency for Fast Read in DTR Mode				
f_{C2}	(0BH, 0CH, 6BH, 6CH, EBH, ECH, EDH, EEH in DTR			200(4)	MHz
	mode)				
£	Serial Clock Frequency For: Read Status(05H, 35H),			400	N 41 1—
f _{C3}	Read Identification(9EH, 9FH) in STR modes			133	MHz
f_R	Serial Clock Frequency For: Read (03H, 13H)			60	MHz
4	Social Clock High Time	45%			20
tclh	Serial Clock High Time	(1/fc _{max})			ns
tour	Serial Clock Low Time	45%			no
t _{CLL}	Serial Clock Low Time	(1/fc _{max})			ns
	Serial Clock Rise/Fall Time (Slew Rate)	0.3			V/ns
	(fSCLK≤50MHz)	0.0			V/113
	Serial Clock Rise/Fall Time (Slew Rate)	0.6			V/ns
	(fSCLK>50MHz)	0.0			7/110
t _{CLCH}	Serial Clock Rise/Fall Time (Slew Rate)	0.8			V/ns
tchcl	(fSCLK>100MHz)	0.0			77110
	Serial Clock Rise/Fall Time (Slew Rate)	1			V/ns
	(fSCLK>133MHz)				77110
	Serial Clock Rise/Fall Time (Slew Rate)	1.2			V/ns
	(fSCLK>166MHz)				7,110
t _{SLCH}	CS# Active Setup Time	4			ns
t _{CHSH}	CS# Active Hold Time	3			ns
tclsh	CS# Active Hold Time (DTR)	3			ns
tshch	CS# Not Active Setup Time	5			ns
tchsl	CS# Not Active Hold Time	5			ns
tshsl	CS# High Time (Read)	20			ns
LOHOL	CS# High Time (Write)	40			ns
tshqz	Output Disable Time			8	ns
tclax	Output Hold Time	1.8			ns
tchqx	Culput Hold Time	1.0			113
t _{DVCH}	Data In Setup Time (STR) (fSCLK≤133MHz)	2			ns
€D V C FI	Data In Setup Time (STR) (fSCLK>133MHz)	1			ns
	Data In Setup Time (DTR) (fSCLK≤100MHz)	1			ns
t _{DVCH}	Data In Setup Time (DTR) (fSCLK>100MHz)	0.8			ns
tovcl	Data In Setup Time (DTR) (fSCLK>133MHz)	0.6			ns
	Data In Setup Time (DTR) (fSCLK>166MHz)	0.5			ns



GD55T01GE

	Data In Hold Time (STR) (fSCLK≤133MHz)	2			ns
t_{CHDX}					
	Data In Hold Time (STR) (fSCLK>133MHz)	1			ns
	Data In Hold Time (DTR) (fSCLK≤100MHz)	1			ns
t_{CHDX}	Data In Hold Time (DTR) (fSCLK>100MHz)	0.8			ns
tcldx	Data In Hold Time (DTR) (fSCLK>133MHz)	0.6			ns
	Data In Hold Time (DTR) (fSCLK>166MHz)	0.5			ns
t _{QSV}	Clock transient to DQS valid time	Alig	n to 30pF tCl	_QV	ns
4	SIO Valid Skew Related to DQS (TFBGA, 12pF)			0.4	ns
t _{DQSQ}	SIO Valid Skew Related to DQS (SOP, 12pF)			0.6	ns
	SIO Hold Skew Factor (TFBGA, 12pF)			0.4	ns
tqHs	SIO Hold Skew Factor (SOP, 12pF)			0.6	ns
t _{ECSV}	ECS# Setup Time			10	ns
	Clock Low To Output Valid (VCC=2.7~3.0V,				
	loading=30pF)			8	ns
	Clock Low To Output Valid (VCC=2.7~3.0V,			_	
tclqv	loading=10pF)			7	ns
tchqv	Clock Low To Output Valid (VCC=3.0~3.6V,			_	
	loading=30pF, CR<3> = xxxx xx00b)			7	ns
	Clock Low To Output Valid (VCC=3.0~3.6V,			_	
	loading=10pF,CR<3> = xxxx xx00b)			6	ns
twhsl	Write Protect Setup Time Before CS# Low	20			ns
tshwL	Write Protect Hold Time After CS# High	100			ns
t _{DP}	CS# High To Deep Power-Down Mode			3	μs
	CS# High To Standby Mode Without Electronic			0.0	
t _{RES1}	Signature Read			30	μs
tsus	CS# High To Next Command After Suspend			20	μs
t _{RS}	Latency Between Resume And Next Suspend	100			μs
	CS# High To Next Command After Reset (Except				
trst	From Erase)			40	μs
	CS# High To Next Command After Reset (From				
t _{RST_E}	Erase)			25	ms
	Write Status Register Cycle Time		_	00	
t₩	Write Non-Volatile Configuration Register Cycle Time		5	30	ms
t _{BP1}	Byte Program Time (First Byte)		30	50	μs
t _{BP2}	Additional Byte Program Time (After First Byte)		2.5	12	μs
t _{PP}	Page Programming Time		0.15	1	ms
tse	Sector Erase Time		30	400	ms
t _{BE1}	Block Erase Time (32K Bytes)		0.15	1.5	S
t _{BE2}	Block Erase Time (64K Bytes)		0.22	2	S
t _{CE}	Chip Erase Time (GD55T01GE)		150	300	s

1. Typical value at $T_A = 25^{\circ}C$.



GD55T01GE

- 2. Value guaranteed by design and/or characterization, not 100% tested in production.
- 3. Time of CS# High To Next Command After Reset from 01H/B1H command would be tw + t_{RST}
- 4. For SOP16 package, f_{C1} = 166MHz, f_{C2} = 166MHz. For WSON8 package, f_{C1} = 166MHz, f_{C2} = 90MHz.



GD55T01GE

(T_A = -40 $^{\circ}$ C ~105 $^{\circ}$ C , VCC=2.7~3.6V)

Symbol	Parameter	Min.	Тур.	Max.	Unit.
£	Serial Clock Frequency for all instructions except			400(4)	N 41 1-
f _{C1}	Read (03H, 13H, 05H, 35H, 9EH, 9FH) in STR mode			166 ⁽⁴⁾	MHz
	Serial Clock Frequency for Fast Read in DTR Mode				
f _{C2}	(0BH, 0CH, 6BH, 6CH, EBH, ECH, EDH, EEH in DTR	₹		200(4)	MHz
	mode)				
for	Serial Clock Frequency For: Read Status(05H, 35H),			133	MHz
f _{C3}	Read Identification(9EH, 9FH) in STR modes			133	IVITIZ
f _R	Serial Clock Frequency For: Read (03H, 13H)			60	MHz
4	Sarial Clark High Time	45%			no
tclh	Serial Clock High Time	(1/fc _{max})			ns
tou	Serial Clock Low Time	45%			ne
t _{CLL}	Serial Clock Low Time	(1/fc _{max})			ns
	Serial Clock Rise/Fall Time (Slew Rate)	0.3			V/ns
	(fSCLK≤50MHz)	0.5			V/113
	Serial Clock Rise/Fall Time (Slew Rate)	0.6			V/ns
	(fSCLK>50MHz)	0.0			VIIIO
t clch	Serial Clock Rise/Fall Time (Slew Rate)	0.8			V/ns
t CHCL	(fSCLK>100MHz)	0.0			77110
	Serial Clock Rise/Fall Time (Slew Rate)	1			V/ns
	(fSCLK>133MHz)				
	Serial Clock Rise/Fall Time (Slew Rate)	1.2			V/ns
	(fSCLK>166MHz)				
t slch	CS# Active Setup Time	4			ns
tcнsн	CS# Active Hold Time	3			ns
tclsh	CS# Active Hold Time (DTR)	3			ns
tsнсн	CS# Not Active Setup Time	5			ns
tchsl	CS# Not Active Hold Time	5			ns
t _{SHSL}	CS# High Time (Read)	20			ns
	CS# High Time (Write)	40			ns
t _{SHQZ}	Output Disable Time			8	ns
t _{CLQX}	Output Hold Time	1.8			ns
tchqx	Data In Setup Time (STR) (fSCLK≤133MHz)	2			ns
t_{DVCH}	, , , , , , , , , , , , , , , , , , , ,				
	Data In Setup Time (STR) (fSCLK>133MHz)	1			ns
	Data In Setup Time (DTR) (fSCLK≤100MHz)	1			ns
t _{DVCH}	Data In Setup Time (DTR) (fSCLK>100MHz)	0.8			ns
t _{DVCL}	Data In Setup Time (DTR) (fSCLK>133MHz)	0.6			ns
	Data In Setup Time (DTR) (fSCLK>166MHz)	0.5			ns



GD55T01GE

	Data In Hold Time (STR) (fSCLK≤133MHz)	2			ns
t_{CHDX}	Data In Hold Time (STR) (fSCLK>133MHz)	1			ns
	Data In Hold Time (DTR) (fSCLK≤100MHz)	1			ns
t _{CHDX}	Data In Hold Time (DTR) (fSCLK>100MHz)	0.8			ns
tcldx	Data In Hold Time (DTR) (fSCLK>133MHz)	0.6			ns
	Data In Hold Time (DTR) (fSCLK>166MHz)	0.5			ns
tosv	Clock transient to DQS valid time		n to 30pF tCl	 _QV	ns
	SIO Valid Skew Related to DQS (TFBGA, 12pF)			0.4	ns
t _{DQSQ}	SIO Valid Skew Related to DQS (SOP, 12pF)			0.6	ns
	SIO Hold Skew Factor (TFBGA, 12pF)			0.4	ns
t _{QHS}	SIO Hold Skew Factor (SOP, 12pF)			0.6	ns
t _{ECSV}	ECS# Setup Time			10	ns
-2007	Clock Low To Output Valid (VCC=2.7~3.0V,				
	loading=30pF)			8	ns
	Clock Low To Output Valid (VCC=2.7~3.0V,				
tcLQV	loading=10pF)			7	ns
tchqv	Clock Low To Output Valid (VCC=3.0~3.6V,				
-0.1.4	loading=30pF, CR<3> = xxxx xx00b)			7	ns
	Clock Low To Output Valid (VCC=3.0~3.6V,				
	loading=10pF,CR<3> = xxxx xx00b)			6	ns
twhsl	Write Protect Setup Time Before CS# Low	20			ns
tshwL	Write Protect Hold Time After CS# High	100			ns
t _{DP}	CS# High To Deep Power-Down Mode			3	μs
	CS# High To Standby Mode Without Electronic				
t _{RES1}	Signature Read			30	μs
tsus	CS# High To Next Command After Suspend			20	μs
t _{RS}	Latency Between Resume And Next Suspend	100			μs
	CS# High To Next Command After Reset (Except				
t _{RST}	From Erase)			40	μs
	CS# High To Next Command After Reset (From			0.5	
t _{RST_E}	Erase)			25	ms
1	Write Status Register Cycle Time		F	40	
tw	Write Non-Volatile Configuration Register Cycle Time		5	40	ms
t _{BP1}	Byte Program Time (First Byte)		30	140	μs
t _{BP2}	Additional Byte Program Time (After First Byte)		2.5	25	μs
t _{PP}	Page Programming Time		0.15	2	ms
tse	Sector Erase Time		30	800	ms
t _{BE1}	Block Erase Time (32K Bytes)		0.15	1.6	S
t _{BE2}	Block Erase Time (64K Bytes)		0.22	3	S
t _{CE}	Chip Erase Time (GD55T01GE)		150	500	s

- 1. Typical value at $T_A = 25^{\circ}C$.
- 2. Value guaranteed by design and/or characterization, not 100% tested in production.



GD55T01GE

- 3. Time of CS# High To Next Command After Reset from 01H/B1H command would be t_W + t_{RST}
- 4. For SOP16 package, f_{C1} = 166MHz, f_{C2} = 166MHz. For WSON8 package, f_{C1} = 166MHz, f_{C2} = 90MHz.



GD55T01GE

 $(T_A = -40^{\circ}C \sim 125^{\circ}C, VCC = 2.7 \sim 3.6V)$

Symbol	Parameter	Min.	Тур.	Max.	Unit.
,	Serial Clock Frequency for all instructions except			400(4)	
f _{C1}	Read (03H, 13H, 05H, 35H, 9EH, 9FH) in STR mode			166 ⁽⁴⁾	MHz
	Serial Clock Frequency for Fast Read in DTR Mode				
f _{C2}	(0BH, 0CH, 6BH, 6CH, EBH, ECH, EDH, EEH in DTR			166 ⁽⁴⁾	MHz
	mode)				
_	Serial Clock Frequency For: Read Status(05H, 35H),			100	
fсз	Read Identification(9EH, 9FH) in STR modes			133	MHz
f _R	Serial Clock Frequency For: Read (03H, 13H)			60	MHz
		45%			
tclh	Serial Clock High Time	(1/fc _{max})			ns
		45%			
t _{CLL}	Serial Clock Low Time	(1/fc _{max})			ns
	Serial Clock Rise/Fall Time (Slew Rate)	0.0			
	(fSCLK≤50MHz)	0.3			V/ns
	Serial Clock Rise/Fall Time (Slew Rate)	0.0			1//
tclch	(fSCLK>50MHz)	0.6			V/ns
t _{CHCL}	Serial Clock Rise/Fall Time (Slew Rate)	0.0			1//
	(fSCLK>100MHz)	0.8			V/ns
	Serial Clock Rise/Fall Time (Slew Rate)	1			V/ns
	(fSCLK>133MHz)				V/113
tslch	CS# Active Setup Time	4			ns
t _{CHSH}	CS# Active Hold Time	3			ns
t _{CLSH}	CS# Active Hold Time (DTR)	3			ns
tsнсн	CS# Not Active Setup Time	5			ns
tchsl	CS# Not Active Hold Time	5			ns
4	CS# High Time (Read)	20			ns
t _{SHSL}	CS# High Time (Write)	40			ns
tsHQZ	Output Disable Time			8	ns
tclax	Output Hold Time	1.8			ns
tchqx	Output Floid Time	1.0			115
t _{DVCH}	Data In Setup Time (STR) (fSCLK≤133MHz)	2			ns
LDVCH	Data In Setup Time (STR) (fSCLK>133MHz)	1			ns
tovou	Data In Setup Time (DTR) (fSCLK≤100MHz)	1			ns
t _{DVCH}	Data In Setup Time (DTR) (fSCLK>100MHz)	0.8			ns
∙D∜CL	Data In Setup Time (DTR) (fSCLK>133MHz)	0.6			ns
toury	Data In Hold Time (STR) (fSCLK≤133MHz)	2			ns
tchdx	Data In Hold Time (STR) (fSCLK>133MHz)	1			ns
toury	Data In Hold Time (DTR) (fSCLK≤100MHz)	1			ns
toury	Data In Hold Time (DTR) (fSCLK>100MHz)	0.8			ns
tcldx	Data In Hold Time (DTR) (fSCLK>133MHz)	0.6			ns



GD55T01GE

t _{QSV}	Clock transient to DQS valid time	Alig	Align to 30pF tCLQV		
t	SIO Valid Skew Related to DQS (TFBGA, 12pF)			0.4	ns
toqsq	SIO Valid Skew Related to DQS (SOP, 12pF)			0.6	ns
4	SIO Hold Skew Factor (TFBGA, 12pF)			0.4	ns
t _{QHS}	SIO Hold Skew Factor (SOP, 12pF)			0.6	ns
t _{ECSV}	ECS# Setup Time			10	ns
	Clock Low To Output Valid (VCC=2.7~3.0V,			0	20
	loading=30pF)			8	ns
	Clock Low To Output Valid (VCC=2.7~3.0V,			7	20
t_{CLQV}	loading=10pF)			,	ns
tchqv	Clock Low To Output Valid (VCC=3.0~3.6V,			7	no
	loading=30pF, CR<3> = xxxx xx00b)			7	ns
	Clock Low To Output Valid (VCC=3.0~3.6V,			6	20
	loading=10pF,CR<3> = xxxx xx00b)			6	ns
twhsl	Write Protect Setup Time Before CS# Low	20			ns
tshwL	Write Protect Hold Time After CS# High	100			ns
t _{DP}	CS# High To Deep Power-Down Mode			3	μs
	CS# High To Standby Mode Without Electronic			00	
t _{RES1}	Signature Read			30	μs
tsus	CS# High To Next Command After Suspend			20	μs
t _{RS}	Latency Between Resume And Next Suspend	100			μs
4	CS# High To Next Command After Reset (Except			40	
t _{RST}	From Erase)			40	μs
4	CS# High To Next Command After Reset (From			25	ma
t _{RST_E}	Erase)			25	ms
	Write Status Register Cycle Time		5	40	mo
tw	Write Non-Volatile Configuration Register Cycle Time		5	40	ms
t _{BP1}	Byte Program Time (First Byte)		30	140	μs
t _{BP2}	Additional Byte Program Time (After First Byte)		2.5	25	μs
t _{PP}	Page Programming Time		0.15	2	ms
tse	Sector Erase Time		30	800	ms
t _{BE1}	Block Erase Time (32K Bytes)		0.15	1.6	s
t _{BE2}	Block Erase Time (64K Bytes)		0.22	3	s
tce	Chip Erase Time (GD55T01GE)		150	500	s

- 1. Typical value at $T_A = 25^{\circ}C$.
- 2. Value guaranteed by design and/or characterization, not 100% tested in production.
- 3. Time of CS# High To Next Command After Reset from 01H/B1H command would be t_W + t_{RST}
- 4. For SOP16 package, $f_{C1} = 133MHz$, $f_{C2} = 133MHz$. For WSON8 package, $f_{C1} = 133MHz$, $f_{C2} = 84MHz$.

Figure 128. Serial Input Timing




Figure 129. Output Timing




Figure 130. Serial Input Timing (DTR)




Figure 131. Serial Output Timing (DTR)






Figure 132. DQS Output Timing (STR)




Figure 133. DQS Output Timing (DTR)




Figure 134. Resume to Suspend Timing Diagram





Figure 135. WP# Timing





GD55T01GE

Figure 136. RESET Timing





Table 17. Reset Timing

Symbol	Parameter	Min.	Тур.	Max.	Unit.
t _{RLRH}	Reset Pulse Width	1			μs
t _{RHSL}	Reset Hold time before next Operation	50			ns
4	Reset Recovery Time (From Read or Program)			40	μs
t _{RB}	Reset Recovery Time (From Erase)			25	ms

- 1. Time of Reset Recovery Time from 01H/B1H command would be t_W + t_{RB}
- 2. The device need $t_{RB\ (max)}$ at most to get ready for all commands after RESET# low.

GD55T01GE

11 ORDERING INFORMATION



^{*}Please contact GigaDevice sales for automotive products.

^{**}F grade has implemented additional test flows to ensure higher product quality than I grade.

GD55T01GE

11.1 Valid Part Numbers

Please contact GigaDevice regional sales for the latest product selection and available form factors.

Temperature Range I: Industrial (-40°C to +85°C)

Product Number	Product Number Clock		Package Type	Packing Options
GD55T01GEFIR	166MHz	1 Chit	SOP16 300mil	T/Y/R
GD55T01GEFIK	166MHz	1Gbit	30P 16 300mii	T/Y/R
GD55T01GEYIG	166MHz	1 Chit	MCONG (9v6mm)	Y/R
GD55T01GEYIS	166MHz	1Gbit	WSON8 (8x6mm)	Y/R
GD55T01GEBIR	200MHz	1Chit	TERCA 24ball (EVE Dall Array)	Y/R
GD55T01GEBIK	200MHz	1Gbit	TFBGA-24ball (5x5 Ball Array)	Y/R

Temperature Range J: Industrial+ (-40°C to +105°C)

Product Number	Product Number Clock		Package Type	Packing Options
GD55T01GEFJR	166MHz	1Gbit	SOP16 300mil	T/Y/R
GD55T01GEFJK	166MHz	TGbit	30F 10 300IIII	T/Y/R
GD55T01GEYJG	166MHz	1Gbit	WSON8 (8x6mm)	Y/R
GD55T01GEYJS	166MHz	TGbit	VVSONO (OXOIIIII)	Y/R
GD55T01GEBJR	200MHz	1Chit	TERCA 24ball (EVE Dall Array)	Y/R
GD55T01GEBJK	200MHz	1Gbit	TFBGA-24ball (5x5 Ball Array)	Y/R

Temperature Range E: Industrial+ (-40°C to +125°C)

Product Number	Product Number Clock		Package Type	Packing Options
GD55T01GEFER	133MHz	1Gbit	SOP16 300mil	T/Y/R
GD55T01GEFEK	133MHz	TGDIL	30F 16 300HIII	T/Y/R
GD55T01GEYEG	133MHz	1Gbit	WSON8 (8x6mm)	Y/R
GD55T01GEYES	133MHz	TGDIL	WSON6 (6x611111)	Y/R
GD55T01GEBER	166MHz	1Gbit	TERCA 24ball (Eve Ball Array)	Y/R
GD55T01GEBEK	ST01GEBEK 166MHz		TFBGA-24ball (5x5 Ball Array)	Y/R



GD55T01GE


Temperature Range F: Industrial+ (-40°C to +85°C)


Product Number	Product Number Clock		Package Type	Packing Options
GD55T01GEFFR	166MHz	1 Chit	SOP16 300mil	T/Y/R
GD55T01GEFFK	166MHz	1Gbit	30P 16 300mii	T/Y/R
GD55T01GEYFG	166MHz	1Gbit	WSON8 (8x6mm)	Y/R
GD55T01GEYFS	166MHz	TGbit	WSONS (SXIIIII)	Y/R
GD55T01GEBFR	200MHz	1 Chit	TEDCA 24ball (EVE Dall Array)	Y/R
GD55T01GEBFK	200MHz	1Gbit	TFBGA-24ball (5x5 Ball Array)	Y/R





12 PACKAGE INFORMATION

12.1 Package SOP16 300MIL









Dimensions


Syı	mbol	Λ.	^	۸	A1	A2	h		D	Е	E1	•		L1	h	θ
U	Jnit	Α	AI	AZ	b	С	U	_		е	L					
	Min	-	0.10	2.05	0.31	0.10	10.20	10.10	7.40		0.40		0.25	0		
mm	Nom	-	0.20	-	0.41	0.25	10.30	10.30	7.50	1.27	-	1.40	-	-		
	Max	2.65	0.30	2.55	0.51	0.33	10.40	10.50	7.60		1.27		0.75	8		

Note:

1. Both the package length and width do not include the mold flash.




12.2 Package WSON8 (8x6mm)





Top View

Side View



Bottom View

Dimensions

Sy	mbol	۸	A1		b	D	D2	Е	E2	е	
L	Jnit	A	AI	С	b		DZ	1	LZ	b	
	Min	0.70	0.00	0.180	0.35	7.90	3.30	5.90	4.20		0.45
mm	Nom	0.75	0.02	0.203	0.40	8.00	3.40	6.00	4.30	1.27	0.50
	Max	0.80	0.05	0.250	0.45	8.10	3.50	6.10	4.40		0.55

- 1. Both the package length and width do not include the mold flash.
- 2. The exposed metal pad area on the bottom of the package is floating.
- 3. Coplanarity ≤0.08mm. Package edge tolerance≤0.10mm.
- 4. The lead shape may be of little difference according to different package lead frames. These lead shapes are compatible with each other.

Α


В


-C

D

Ε

12.3 Package TFBGA-24BALL (5x5 ball array)





Dimensions

Sy	mbol	Α	A1	A2	b	E	E1	D	D1	
ι	Jnit	_ ^	_ ^ı	AZ	b	_	Li			е
	Min	-	0.25	0.75	0.35	5.90		7.90		
mm	Nom	-	0.30	0.80	0.40	6.00	4.00	8.00	4.00	1.00
	Max	1.20	0.35	0.85	0.45	6.10		8.10		

Note: Both the package length and width do not include the mold flash.

GD55T01GE

13 REVISION HISTORY

Version No	Description	Page	Date	
1.0	Initial Release	All	2020-9-27	
	Update Note of RESET# Pin and Add Note of WP# Pin	P6-8		
	Add ECC Enable Description in BYTE<4> of NV/V Configuration			
	Register	P24, 26		
	Modify Note Number Typo in BYTE<7> of NV/V Configuration			
	Register	P24, 26		
	Modify Typo of DLP	P27-28		
	Add Note of Dummy Cycle	P29		
	Modify Typo of C8H	P31		
1.1	Update Description of EBH/ECH Continuous Read Mode	P47	2022-1-10	
1.1	Modify Typo of 9FH/9EH DTR Timing	P62	2022-1-10	
	Modify V _{IL} from 0.2VCC to 0.3VCC	P74-77		
	Update lcc1 Typical Value from 32μA to 40μA	P75-77		
	Update I_{LI} / I_{LO} of 125 $^{\circ}{\mathbb C}$ from $\pm 4\mu A$ to $\pm 6\mu A$	P77		
	Add f _{C3} for 05H, 35H, 9EH, 9FH in STR Mode	P78, P81, P84		
	Modify Description of AC Parameter t _{CLCH} /t _{CHCL}	P78, P81, P84		
	Add WP# Timing	P87		
	Update Ordering Information	P89-91		
	Add Coplanarity of SOP16	P92		