

DATASHEET

1G-bit 2K+128BPageSize

Contents

1. FEATURES

- ◆Single level cell technology ◆Operating Current
- ◆ONFI 1.0 Compatible \bullet ONFI 1.0 Compatible \bullet Program(Typ): 15mA
- - $-$ VCC = 1.7 \sim 1.95 v (GD9FS)
	- VCC = 2.7 ~ 3.6v (GD9FU) ◆Reliability
- ◆Memory Cell Organization **All and Accord Accord Data retention: 10 Years**
	- Page size:
		-
		- X16: 1K + 64words 2008 4bit/512 bytes
	- Block size:
	-
	-
	- $-$ Plane size: 1024 blocks $-$ Industrial: $-$ 40C \sim 105C
	- Device size: 1024 blocks
- ◆Page Read / Program time
	- Random Read Time (tR): 25us Max. ◆Security
	- Sequential Access Time $\overline{}$ OTP area
	-
	- 1.8v Device:45ns Min.
	- Page Program(tPROG): 300us Typ. ◆Package
- - Block Erase Time(tBERS): 3ms Typ. FBGA48 (6mm x 8mm)
- ◆Number of Valid Blocks
	- Min 1004 blocks
	- Max 1024 blocks
- - Read(25ns cycle): 15mA
	-
	- Erase(Typ): 15mA
- ◆Power Supply Voltage Standby(Max):50uA (CMOS)

- P/E cycles with ECC: 100K
-
- X8: 2K + 128bytes **→**ECC Requirement
	-
- X8: 128K + 8K bytes ◆Operating Temperature
- $X16: 64K + 4K$ words $X16: 64K + 4K$
	-
	- ◆Chip Enable Don't Care Option
	- -
- 3.3v Device: 25ns Min. Non-volatile protection
	- - TSOPI 48 (12mm x 20mm)
- ◆Block Erase time FBGA63 (9mm x 11mm)
	-

2. GENERAL DESCRIPTION

GigaDevice GD9Fx1G8F2A and GD9Fx1G6F2A are 1Gbit with spare 64Mbit capacity. A program operation can be performed in typical tPROG on the 2176-byte page and an erase operation can be performed in typical tBERS on a 128K+8K-bytes block. Data in the data page can be read out at tRC cycle time per byte. The I/O pins serve as the ports for address and data input/output as well as command input. The on-chip write controller automates all program and erase functions including pulse repetition, where required, and internal verification and margining of data. GD9Fx1G8F2A and GD9Fx1G6F2A′s provide extended reliability of 100K program/erase cycles with ECC (Error Correcting Code).

2.1 Product List

3. PACKAGE

3.1 TSOPI-48

3.2 FBGA-63

 Figure 1-a: GD9Fx1G8F2AMG package figures Figure 1-b: GD9Fx1G6F2AMG package figures

NC NC NC

> **W P# NC NC NC NC NC**

> > **NC**

ALE RE# NC NC

IO0

NC

IO3

IO1 VSS IO2

VCC(1)

NC NC NC NC

1 2 3 4 5 6 7 8 9 10 A B C D E F G H J K L M **NC NC W P# NC NC NC NC IO8 ALE RE# NC NC IO0 IO9 VCC(1) IO1 VSS IO2 VSS CE# CLE NC NC NC NC NC NC IO13 IO12 IO11 VCC IO4 IO10 IO3 W E# R/B# NC NC NC NC NC NC IO15 NC IO14 VCC IO5 IO6 IO7 VSS** A B C D E F G H J K \mathbf{L} M

GD9Fx1G6F2A GD9Fx1G8F2A

1 2 3 4 5 6 7 8 9 10

VSS CE# CLE NC NC NC NC NC NC NC NC NC VCC IO4

W E# R/B# NC NC NC NC NC NC NC NC NC VCC IO5 IO6

IO7 VSS **NC NC NC NC**

NC NC NC NC

Figure 2_a: 63-FBGA x16 device ball location figures Figure 2_b: 63-FBGA x8 device ball location figures

Note:

1. Ball G4 can be either connected to VCC or NC.

	1	\overline{c}	3	4	5	6
Α	WP#	ALE	VSS	CE#	WE#	R/B#
B	NC	RE#	CLE	NC	NC	NC
C	NC	NC	NC	NC	NC	NC
D	NC	NC	NC	NC	NC	NC
E	NC	NC	NC	IO13	IO15	NC
F	IO ₈	IO ₀	IO10	IO12	IO14	VCC
G	IO ₉	IO ₁	IO11	VCC	IO ₅	IO ₇
Н	VSS	IO ₂	IO ₃	IO ₄	IO ₆	VSS

Figure 3_a: 48-FBGA x16 device ball location figures Figure 3_b: 48-FBGA x8 device ball location figures

	1	2	3	$\overline{4}$	5	6
$\overline{\mathsf{A}}$	WP#	ALE	VSS	CE#	WE#	R/B#
B	NC	RE#	CLE	NC	NC	NC
C	NC	NC	NC	NC	NC	NC
D	NC	NC	NC	NC	NC	NC
E	NC	NC	NC	NC	NC	NC
F	NC	IO ₀	NC	NC	NC	VCC
G	NC	IO ₁	NC	VCC	IO ₅	IO ₇
Н	VSS	IO ₂	IO ₃	IO ₄	IO ₆	VSS

4. BLOCK DIAGRAM

Figure 4: Block Diagram figures

4.1 PIN DESCRIPTION

Figure 5_a: GD9Fx1G8F2A figures Figure 5_b: GD9Fx1G6F2A figures

5. ARRAY ORGANIZATION

Figure 6: Array Organization figures

5.1 Addressing (X8)

A0-A11: column address in the page A12-A17: page address in the block A18-A27: block address

5.2 Addressing (X16)

A0-A10: column address in the page A11-A16: page address in the block

A17-A26: block address

5.3 Factory Defect Mapping

The Flash array is not presumed to be pristine, and a number of defects that makes the blocks unusable may be present. Invalid blocks shall be sorted out from normal blocks by software.

5.3.1. Device Requirements

If a block is defective, the manufacturer shall mark the block as defective by setting the Defective Block Marking, as shown in Figure of "Area marked in first or last page of block indicating defect", of the last page of the defective block to a value of non‐FFh. The Defective Block Marking is located on the first byte of user data area or the first byte of spare data area in the pages within a block.

Figure 7. Area marked in first or last page of block indicating defect sequential figures

5.3.2. Host Requirements

The host shall not erase or program blocks marked as defective by the manufacturer, and any attempt to do so yields indeterminate results.

Figure of "Flow chart to create initial invalid block table" outlines the flow chart how to create an initial invalid block table. It should be performed by the host to create the initial bad block table prior to performing any erase or programming operations on the target. The 1st byte of both main and spare region in non‐defective blocks are read FFh with ECC enabled on the controller. A defective block is indicated by the majority of bits being read non-FFh in the Defective Block Marking location of either the first page or last page of the block. The host shall check the Defective Block Marking location of both the first and last past page of each block to verify the block is valid prior to any erase or program operations on that block.

NOTE: Over the lifetime use of a NAND device, the Defective Block Marking of defective blocks may encounter read disturbs that cause bit changes. The initial defect marks by the manufacturer may change value over the lifetime of the device, and are expected to be read by the host and used to create a bad block table during initial use of the part.

Figure 8: flow chart to create initial invalid block table sequential figures

6. COMMAND SET

Note: 1. read status, read ID are always output on IO [7:0].

7. BUS OPERATION

The bus on the device is multiplexed. Data I/O, addresses, and commands all share the same pins. I/O [15:8] are used only for data in the x16 configuration. Addresses and commands are always supplied on I/O [7:0].

The command sequence typically consists of a COMMAND LATCH cycle, address input cycles, and one or more data cycles, either READ or WRITE.

There are several standard bus operations that control the device. These are Command Input, Address Input, Data Input, Data Output, Write Protect, and Standby.

Notes:

- 1. X can be VIL or VIH. $H =$ Logic level HIGH. $L =$ Logic level LOW.
- 2. WP# should be biased to CMOS high or CMOS low for stand-by mode.
- 3. WE# and RE# during Read Busy must be keep on high to prevent unplanned command/address/data input or to avert unintended data out. In this time, only Reset and Read Status can be input to the device.

7.1 Command Input Cycle

Command Input bus operation is used to give a command to the memory device. Commands are accepted with Chip Enable low, Command Latch Enable High, Address Latch Enable low and Read Enable High and latched on the rising edge of Write Enable. Moreover for commands that starts a modify operation (write/erase) the Write Protect pin must be high.

Figure 9: Command Input Cycle figures

7.2 Address Input Cycle

Address Input bus operation allows the insertion of the memory address. Addresses are accepted with Chip Enable low, Address Latch Enable High, Command Latch Enable low and Read Enable High and latched on the rising edge of Write Enable. Moreover for commands that starts a modify operation (write/erase) the Write Protect pin must be high.

Figure 10: Address Input Cycle figures

7.3 Data Input Cycle

Data Input bus operation allows to feed to the device the data to be programmed. The data insertion is serially and timed by the Write Enable cycles. Data are accepted only with Chip Enable low, Address Latch Enable low, Command Latch Enable low, Read Enable High, and Write Protect High and latched on the rising edge of Write Enable.

Figure 11: Data Input Cycle figures

7.4 Data Output Cycle

Data Output bus operation allows to output data from the device. The data output cycle is serially and timed by the Read Enable cycles. Data output may be used with CE# don't care. However, if CE# don't care is used tCEA and tCOH timing requirements shall be met by the host.

Figure 12_a: Data Output Cycle figures

If the host side uses a sequential access time (tRC) of less than 30ns, the data can be latched on the next falling edge of RE# as the waveform of EDO (Extended data output) mode.

Figure 12_b: Data Output Cycle figures

7.5 Write Protect

The Erase and Program Operations are automatically reset when WP# goes Low. The operations are enabled and disabled as follows.

8. OPERATION DESCRIPTION

8.1 Page Read Operation

8.1.1 Common Page Read (00H-30H)

Read is initiated by writing 00H-30H to the command register along with four address cycles. The 2176 bytes of data within the selected page are transferred to the data registers. The system controller can detect the completion of this data transfer (tR) by analyzing the output of R/B# pin. Once the data in a page is loaded into the data registers, they may be read out in tRC by sequentially pulsing RE#. The repetitive high to low transitions of the RE# clock make the device output the data starting from the selected column address up to the last column address.

After the last data has been read out, CE# may be pulled up for some time to end the read operation, while during the RE# toggle cycle, CE# may be don't care when RE# is high. The CE# Don't Care feature may simplify the system interface, which allows controller to directly download the code from flash device, and the CE# transitions will not stop the read operation during the latency time.

Figure 14: Common Page Read figures

8.1.2 Random Data Output (05H-E0H)

The device may output random data in a page instead of the consecutive sequential data by writing random data output command (05H-E0H). The column address of next data, which is going to be out, may be changed to the address which follows random data output command. Random data output can be operated multiple times regardless of how many times it is done in a page Change Read Column shall only be issued when the device is in a read idle condition.

Figure 15: Random Data Output figures

8.1.3 Cache Read Operation (31H/3FH)

The Cache Read function permits a page to be read from the page register while another page is simultaneously read from the Flash array. A Read Page command shall be issued prior to the initial sequential or random Read Cache command in a read cache sequence. A Read Cache command shall be issued prior to a Read Cache End (3FH) command being issued. The Cache Read function may be issued after the Read function is complete. The host may enter the address of the next page to be read from the Flash array. Data output always begins at column address 00H. If the host does not enter an address to retrieve, the next sequential page is read, when the Read Cache function is issued. After the operation is begun R/B# is set to one (ready) and the host may begin to read the data from the previous Read or Read Cache function. Issuing an additional Read Cache function copies the data most recently read from the array into the page register. When no more pages are to be read, the final page is copied into the page register by issuing the 3FH command.

The host may begin to read data from the page register when R/B# is set to one (ready). When the 31H and 3FH commands are issued, R/B# shall be cleared to zero (busy) until the page has finished being copied from the Flash array.

Figure 16: Cache Read Operation figures

Note:

C1-C2 : Column address of the page to retrieve. C1 is the least significant byte.

R1-R2 : Row address of the page to retrieve. R1 is the least significant byte.

D0-Dn : Data bytes/words read from page requested by the original Read or the previous cache operation.

8.2 Page Program Operation

8.2.1 Common Page Program (80H-10H)

The device is programmed basically on a page basis, but it does allow multiple partial pages programming of a word or consecutive bytes up to 2,176 in a single page program cycle. The number of consecutive partial page programming operation within the same page without an intervening erase operation must not exceed 4 times for main array (1time/512byte) and 4 times for spare array (1time/16byte). The addressing must be done in sequential order in a block. A page program cycle consists of a serial data loading period in which up to 2,176 bytes of data may be loaded into the data register, followed by a non-volatile programming period where the loaded data is programmed into the appropriate cell. The serial data loading period begins by inputting the Serial Data Input command (80h), followed by the four cycle address inputs and then serial data loading. The words other than those to be programmed do not need to be loaded.

The Page Program Confirm command (10h) initiates the programming process. Writing 10h alone without previously entering the serial data will not initiate the programming process. The internal write state controller automatically executes the algorithms and timings necessary for program and verify, thereby freeing the system controller for other tasks. Once the program process starts, the Read Status Register command may be issued to read the status register.

The command register remains in Read Status command mode until another valid command is written to the command register.

Figure 17: Common Page Program figures

8.2.2 Page Program Operation with Random Data Input (85H-10H)

The device supports random data input in a page. The column address of next data, which will be entered, may be changed to the address which follows random data input command (85H). Random data input may be operated multiple times regardless of how many times it is done in a page.

Figure 18: Page Program Operation with Random Data Input figures

8.2.3 Page Re-program (8BH-10H)

It was also highlighted that page program may result in a fail, which can be detected by Read Status Register. In this event, it implements the innovative feature of "page re-program". This command allows the re-programming of the same pattern of the (failed) page into another memory location. The command sequence initiates with re-program setup (8BH), followed by the four cycle address inputs of the target page. If the target pattern for the destination page is not changed compared to the page, the program confirm can be issued (10H) without any data input cycle.

On the other hand, if the pattern bound for the target page is different from that of the previous page, data in cycles can be issued before program confirm "10H"

Figure 19: Page Re-program figures

8.2.4 Cache Program Operation (80H-15H)

Cache Program is an extension of Page Program, which is executed with one page data registers, and is available only within a block. Since the device has one page of cache memory, serial data input may be executed while data stored in data register are programmed into memory cell.

After writing the first set of data up to one page into the selected cache registers, Cache Program command (15H) instead of actual Page Program (10H) is inputted to make cache registers free and to start internal program operation. To transfer data from cache registers to data registers, the device remains in Busy state for a short period of time (tCBSYW) and has its cache registers ready for the next data-input while the internal programming gets started with the data loaded into data registers. Read Status command (70H) may be issued to find out when cache registers become ready by polling the Cache-Busy status bit (I/O 6). Pass/fail status of only the previous page is available upon the return to Ready state. When the next set of data is loaded with the Cache Program command, tCBSYW is affected by the progress of pending internal programming. The programming of the cache registers is initiated only when the pending program cycle is finished and the data registers are available for the transfer of data from cache registers. The status bit (I/O5) for internal Ready/Busy may be polled to identify the completion of internal programming. If the system monitors the progress of programming only with R/B#, the last page of the target programming sequence must be programmed with actual Page Program command (10H).

Figure 20: Cache Program Operation figures

8.2.5 Copy-Back Program with Random Data Input (00H-35H-85H-10H)

The copy-back program is configured to quickly and efficiently rewrite data stored in one page without utilizing an external memory. Since the time-consuming cycles of serial access and re-loading cycles are removed, the system performance is improved. The benefit is especially obvious when a portion of a block is updated and the rest of the block is also needed to be copied to the newly assigned free block. The operation for performing a copy-back program is a sequential execution of page-read without serial access and copying-program with the address of destination page. A read operation with "35h"command and the address of the source page moves the wholepage bytes data into the internal data buffer. As soon as the device returns to Ready state, optional data read-out is allowed by toggling RE#, or Copy Back command (85H) with the address cycles of destination page may be written. The Program Confirm command (10H) is required to actually begin the programming operation. Data input cycle for modifying a portion or multiple distant portions of the source page is allowed. When there is a program-failure at Copy-Back operation, error is reported by pass/fail status. But, if Copy-Back operations are accumulated over time, bit error due to charge loss is not checked by external error detection/correction scheme. Please note that Random Data Input (with/without data) is entered before Program Confirm command (10H) after Random Data output.

Figure 21: Copy-Back Program with Random Data Input figures

8.3 Block Erase Operation (60H-D0H)

The Erase operation is done on a block basis. Block address loading is accomplished in two cycles initiated by an Erase Setup command (60H). Only address Row Address is valid while Column Addresses ignored. The Erase Confirm command (D0H) following the block address loading initiates the internal erasing process. At the rising edge of WE after the erase confirm command input, the internal write controller handles erase and erase verify. Once the erase process starts, the Read Status Register command may be entered to read the status register. The system controller can detect the completion of an erase by monitoring the R/B output, or the Status bit (I/O 6) of the Status Register. Only the Read Status command and Reset command are valid while erasing is in progress. When the erase operation is completed, the Write Status Bit (I/O 0) may be checked.

Figure 22: Common Block Erase Operation figures

8.4 Reset (FFH)

The device offers a reset feature, executed by writing FFH to the command register. When the device is in busy state during random read, program or erase mode, the reset operation will abort these operations. The contents of memory cells being altered are no longer valid, as the data will be partially programmed or erased. The command register is cleared to wait for the next command, and the Status Register is cleared to value C0h when R/B# is high. If the device is already in reset state a new reset command will be accepted by the command register. The R/B# pin transitions to low for tRST after the Reset command is written.

Figure 23: Reset (FFH) figures

8.5 Read Device Information

8.5.1 Read ID and ONFI Signature (90H)

The device contains a product identification mode, initiated by writing 90H to the command register, followed by an address input of 00H. Four read cycles sequentially output the manufacturer code, and the device code and other information, respectively. The command register remains in Read ID mode until further commands are issued to.

ID Definition Table

Figure 24: Read ID figures

Byte	Description		
1 st Byte	Manufacturer Code (MID)		
$2nd$ Byte	Device Code (DID)		
3 rd Byte	Internal Chip Number, Cell Type, Number of Simultaneously Programmed Pages,		
	Interleaved Program, Write Cache		
4 th Byte	Page size, Block size, Spare size, Organization		
5 th Byte	ECC & Plane		

Read ID Data Table

3 rd Byte of Device Identifier Description

4 th Byte of Device Identifier Description

To retrieve the ONFI signature, the command 90H together with an address of 20H shall be entered. The ONFI signature is the ASCII encoding of 'ONFI' where 'O' = 4FH, 'N' = 4EH, 'F' = 46H, and 'I' = 49H. Reading beyond four bytes yields indeterminate values.

Figure 25: Read ONFI Signature figures

8.5.2 Read Unique ID (EDH)

The Read Unique ID function is used to retrieve the 16 byte unique ID (UID) for the device. The unique ID when combined with the device manufacturer shall be unique.

The UID data may be stored within the Flash array. To allow the host to determine if the UID is without bit errors, the UID is returned with its complement. If the XOR of the UID and its bit-wise complement is all ones, then the UID is valid. To accommodate robust retrieval of the UID in the case of bit errors, sixteen copies of the UID and the corresponding complement shall be stored by the target. For example, reading bytes 32-63 returns to the host another copy of the UID and its complement.

To change the data output location, it is recommended to use the Random Data Out command set (05H-E0H).The Status Read command (70H) can be used to check the completion. To continue the read operation, a following read command (00h) to re-enable the data out is necessary.

Figure26: Read Unique ID Timing

8.5.3 Read Parameter Page (ECH)

The Read Parameter Page function retrieves the data structure that describes the chip's organization, features, timingsand other behavioral parameters. This data structure enables the host processor to automatically recognize the NAND Flash configuration of a device. The whole data structure is repeated at least three times. The Random Data Read command (05H-E0H) can be issued during execution of the read parameter page to read specific portion-soft the parameter page. The Read Status command (70H) may be used to check the status of read parameter page during execution. After completion of the Read Status command, 00H is issued by the host on the command line to continue with the data output flow for the Read Parameter Page command.

Figure 27: Read Parameter Page figures

Notes:

1. "O" Stands for Optional, "M" for Mandatory

2. The Integrity CRC (Cycling Redundancy Check) field is used to verify that the contents of the parameters page were transferred correctly to the host. Please refer to ONFI 1.0 specifications for details.

The CRC shall be calculated using the following 16-bit generator polynomial: $G(X) = X16 + X15 + X2 + 1$, This polynomial in hex may be represented as 8005h.

3.The CRC value shall be initialized with a value of 4F4Eh before the calculation begins. There is no XOR applied to the final CRC value after it is calculated. There is no reversal of the data bytes or the CRC calculated value.

8.6 Read Status (70H)

The device contains a Status Register which may be read to find out whether an operation is completed and whether the program or erase operation is completed successfully. After writing 70H command to the command register, a read cycle outputs the content of the Status Register to the I/O pins on the falling edge of CE# or RE#, whichever occurs last. This allows the system to poll the progress of each device in multiple memory connections even when R/B# pins are commonwired. RE# or CE# does not need to be toggled for updated status. The command register remains in Status Read mode until further commands are issued to it. Therefore, if the status register is read during a random read cycle, the read command (00h) should be given before starting read cycles.

Figure 28: Read Status figures

Notes:

- 1. I/O0: This bit is only valid for Program and Erase operations. During Cache Program operations, this bit is only valid when I/O5 is set to 1.
- 2. I/O1: This bit is only valid for cache program operations. This bit is not valid until after the second 15h command or the 10h command has been transferred in a Cache program sequence.
- 3. I/O5: If set to one, then there is no array operation in progress. If cleared to zero, then there is a command being processed (I/O6 is cleared to zero) or an array operation in progress.
- 4. I/O6: When cache operations are in use, then this bit indicates whether another command can be accepted, and I/O5 indicates whether the operation is complete.
- 5. I/O7: the bit indicates if the block is protected, which include WP# protection and other protection.

8.7 Ready/Busy# (R/B#)

The device has a Ready/Busy output that provides method of indicating the completion of a page program, erase, copyback and random read completion. The R/B# pin is normally high and goes to low when the device is busy (after a reset, read, program, and erase operation). It returns to high when the internal controller has finished the operation. The pin is an open-drain driver thereby allowing two or more R/B# outputs to be Or-tied. Because pull-up resistor value is related to tR (R/B#), an appropriate value can be obtained with the following reference below chart. Its value can be determined by the following guidance.

Figure 29: Ready/Busy figures

8.8 Data Protection & Power on/off Sequence

The device is designed to offer protection from any involuntary program/erase during power-transitions. An internal voltage detector disables all functions whenever VCC is below VLKO. WP# pin provides hardware protection and is recommended to be kept at VIL during power-up and power-down. A recovery time of minimum 10us is required before internal circuit gets ready for any command sequences. The two-step command sequence for program/erase provides additional software protection.

Figure 30_a: Data protection and Power on/off (3.3V Device)

Figure 30_b: Data protection and Power on/off (1.8V Device)

9. ABSOLUTE MAXIMUM RATINGS

Notes:

- 1. Minimum DC voltage is -0.6V on input/output pins.
- 2. Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Figure 31: Input Test Waveform and Measurement Level

Maximum Negative Overshoot Waveform Maximum Positive Overshoot Waveform

10.VALID BLOCKS

Notes:

1. The 1st block is guaranteed to be a valid block with ECC at the time of shipment.

2. Invalid blocks are one that contains one or more bits. The device may contain invalid blocks upon shipment.

11. DC CHARACTERISTICS

(T=-40℃~85℃/-40℃~105℃, VCC=1.7~2.0V)

Parameter Symbol Test Conditions 2.7v ~ 3.6v Unit Min Typ. Max Power on reset current | ICC0 | FFh command after power on | | | 50 | mA Operating **Current** Page Read with Serial Access ICC1 tRC=Min, CE#=VIL, IOUT=0mA 15 30 mA Program | ICC2 | - - | - | 15 | 30 Erase | ICC3 | - - 15 | 30 Standby Current (CMOS) | ISB | CE#=VCC-0.2, WP#=0V/VCC | - | 10 | 50 Input Leakage Current | ILI | VIN=0 to VCC(max) | - | - | ±10 | μA Output Leakage Current $\begin{vmatrix} 1 & 1 & 0 \\ 0 & 1 & 0 \end{vmatrix}$ VOUT=0 to VCC(max) $\begin{vmatrix} -1 & 1 \\ 0 & -1 \end{vmatrix}$ + $\begin{vmatrix} 1 & 1 & 0 \\ 0 & -1 & 1 \end{vmatrix}$ Input High Voltage \vert VIH \vert - \vert 0.8xVCC \vert - \vert VCC+0.3 V Input Low Voltage \vert VIL \vert - - - - - - 0.2xVCC Output High Voltage Level | VOH | IOH=-400μA | VCC-0.3 | - | -Output Low Voltage Level | VOL | IOL=2.1mA | - | - | 0.4 Output Low Current(R/B#) | IOL(R/B#) | VOL=0.45V | 8 | 10 | - | mA erase/program lockout voltage VLKO 1.9 V

Note: Value guaranteed by design and/or characterization, not 100% tested in production.

12. AC CHARACTERISTICS

12.1 Test Condition

(TA=-40℃~85℃/-40℃~105℃ VCC=1.7V~1.95V /2.7V~3.6V)

12.2 Capacitance (TA=25°C, F=1.0MHz)

Notes: Capacitance is periodically sampled and not 100% tested.

12.3 AC Timing Characteristics

Note: 1. Typical value at $T_A = 25^\circ \text{C}$.

2. Value guaranteed by design and/or characterization, not 100% tested in production.

12.4 Performance Characteristics

Note: 1.Typical value is measured at Vcc=3.3V, TA=25℃(3.3V Device) or Vcc=1.8 V, TA=25℃(1.8V Device).

2.Value guaranteed by design and/or characterization, not 100% tested in production.

13.PACKAGE INFORMATION

13.1 TSOPI-48

Figure 32: TSOPI-48 figures

Dimensions

Note:

- 1. Tolerance of the dimension should be ± 0.1 unless otherwise specified.
- 2. Corner radius should be less than $\pm 0.1R$ unless otherwise specified (excluding outer lead).
- 3. Tolerance of the angles should be ± 0.5 degree unless otherwise specified.
- 4. The mold surface should have a finish 8±2S without luster. Trace of knockout pin and the ahaded portion of detail "A" should be polish surface.
- 5. Discrepancies between upper and lower molding cavity should be less than 0.05 of the package.
- 6. Mold flash should be less than 0.2mm.

13.2 FBGA-63

Figure 33: FBGA-63 figures

Dimensions

Note:

- 1. Controlling dimension: millimeter.
- 2. Reference document: JEDEC MO-207
- 3. The diameter of pre-reflow solder ball is ø0.42mm (0.40mm SMO).

13.3 FBGA-48

Figure 34: FBGA-48 figures

Dimensions

Note:

1. Controlling dimension: millimeter.

14. Part Numbering Information

2. Memory Type B: B GEN

9F: Parallel NAND without Internal ECC

3. Power Supply M: TSOPI-48

-
-
- 4G: 4Gb
-
-

- 8: x8
-

6. NAND Type:

- F: SLC, 1Die, 1nCE, 1Rnb
- E: SLC; 2Die, 1nCE, 1Rnb
- D: SLC; 4Die, 1nCE, 1Rnb

7. Function Mode:

- 2: Spare size is 128bytes;
- 3: Spare size is 64bytes;
- 4: Spare size is 256bytes;

1. GD 8. Process Generation:

- A: A GEN
-

9. Package

-
- $L:$ FBGA-63
- W: Wafer
- D: FBGA-48

4. Density: 10. Package Material & Packing

- 1G: 1Gb G: Lead & Halogen Free
- 2G: 2Gb W: Wafer

8G: 8Gb **11. Temperature Grade**

- AG: 16Gb I: Industrial $(-40C \sim 85^{\circ}C)$
	- F: Industrial+ $(-40C \sim 85^{\circ}\text{C})$
- **5. Organization** J: Industrial (-40C ~ 105 ℃)

6: x16 Note: (1) Industrial+: F grade has implemented additional test flows to ensure higher product quality than I grade.

15.Revision History

