

## Features

- **Industry Standard ATA / IDE Bus Interface**
  - Host Interface: 16-bit access
  - Supports 48-bit address feature set
  - Supports up to PIO Mode-6 <sup>1)</sup>
  - Supports up to Multi-Word DMA Mode-4 <sup>2)</sup>
  - Supports up to Ultra DMA Mode-6
- **Performance**
  - Sequential data read: Up to 50 MByte/sec\*
  - Sequential data write: Up to 35 MByte/sec\*

\* measured using 128 Kbyte transfer size
- **Power Management**
  - 3.3V power supply
  - Immediate disabling of unused circuitry without host intervention
  - Zero wake-up latency
- **Power Specification**
  - Active mode
    - 8GB: 100mA (typical)
    - 4GB: 80mA (typical)
    - 512MB/2GB: 60mA (typical)
  - Sleep mode: 500µA (typical)
- **Supports SMART Commands**
- **Robust Built-in ECC**
- **Expanded Data Protection**
  - WP#/PD# pin configurable by firmware for prevention of data overwrites
  - Data security through user-selectable protection zones
  - Security Erase feature
- **20-Byte Unique ID for Enhanced Security**
  - Factory pre-programmed 10-Byte unique ID
  - User-programmable 10-Byte ID
- **Integrated Voltage Detector**
  - Prevents inadvertent Write operations due to unexpected power-down or brownout
- **NAND Configuration**
  - 1 bit per cell (SLC)
  - Excellent endurance and data retention
- **Operating Temperature Range**
  - Industrial: -40°C to 85°C
- **91-ball BGA and LPGA Packages**
  - 2GB, 4GB, 8GB: 14.0mm x 24.0mm x 1.90mm, 1.0mm ball pitch, FTE
  - 512MB: 12.0mm x 24.0mm x 1.40mm, 1.0mm ball pitch, LBTE
- **All Devices are RoHS Compliant**

## Product Description

The GLS85LP0512P / 1002P / 1004P / 1008P Industrial Grade PATA NANDrive™ devices (referred to as “PATA NANDrive” in this factsheet) are fully integrated, embedded solid state drives. They combine an integrated ATA controller and 512 MBytes, 2 GBytes, 4 GBytes or 8 GBytes of NAND flash memory in a multi-chip package. These products are ideal for embedded and portable applications that require smaller form factor and more reliable data storage.

ATA-based solid state mass storage technology is widely used in GPS and telematics, in-vehicle infotainment, portable and industrial computers, handheld data collection scanners, point-of-sale terminals, networking and telecommunications equipment, robotics, audio and video recorders, monitoring devices and set-top boxes.

PATA NANDrive supports standard ATA/IDE protocol with up to PIO Mode-6<sup>1)</sup>, Multi-Word DMA Mode-4<sup>2)</sup> and Ultra DMA Mode-6 interface. The PATA NANDrive device provides complete IDE hard disk drive functionality and compatibility in a 14mm x 24mm BGA package or a 12mm x 24mm LPGA package for easy, space saving mounting to a system motherboard. These products surpass traditional storage in their small size, security, reliability, ruggedness and low power consumption.

The integrated NAND flash controller with built-in advanced NAND management firmware communicates with the host through the standard ATA protocol. It does not require any additional or proprietary software such as the Flash File System (FFS) and Memory Technology Driver (MTD).

PATA NANDrive provides a WP#/PD# pin to protect critical information stored in the flash media from unauthorized overwrites. PATA NANDrive is pre-programmed with a 10-Byte unique serial ID and has the option of programming an additional 10-Byte serial ID for even greater system security.

PATA NANDrive's advanced NAND management technology enhances data security, improves endurance and accurately predicts the remaining lifespan of the NAND flash devices. This innovative technology combines robust error correction capabilities with advanced wear-leveling algorithms and bad block management to significantly extend the life of the product.

- 1) PATA NANDrive is capable of supporting PIO Mode-6, but Identify-Drive information report will show PIO Mode-4
- 2) PATA NANDrive is capable of supporting Multi-Word DMA Mode-4, but Identify-Drive information report will show MWDMA Mode-2

## 1.0 GENERAL DESCRIPTION

Each PATA NANDrive contains an integrated PATA NAND flash memory controller and NAND flash die in a BGA or LPGA package. Refer to Figure 2-1 for the PATA NANDrive block diagram.

### 1.1 Optimized PATA NANDrive

The heart of PATA NANDrive is the PATA NAND flash memory controller, which translates standard PATA signals into flash media data and control signals. The following components contribute to PATA NANDrive's operation.

#### 1.1.1 Microcontroller Unit (MCU)

The MCU transfers the ATA/IDE commands into data and control signals required for flash media operation.

#### 1.1.2 Internal Direct Memory Access (DMA)

PATA NANDrive uses internal DMA allowing instant data transfer from/to buffer to/from flash media. This implementation eliminates microcontroller overhead associated with the traditional, firmware-based approach, thereby increasing the data transfer rate.

#### 1.1.3 Power Management Unit (PMU)

The PMU controls the power consumption of PATA NANDrive. The PMU dramatically reduces the power consumption of PATA NANDrive by putting the part of the circuitry that is not in operation into sleep mode.

The Flash File System handles inadvertent power interrupts and has auto-recovery capability to ensure PATA NANDrive's data integrity. For regular power management, the host must send an IDLE\_IMMEDIATE command and wait for command ready before powering down PATA NANDrive.

#### 1.1.4 Embedded Flash File System

The embedded flash file system is an integral part of PATA NANDrive. It contains MCU firmware that performs the following tasks:

1. Translates host side signals into flash media writes and reads
2. Provides flash media wear leveling to spread the flash writes across all memory address space to increase the longevity of flash media
3. Keeps track of data file structures
4. Manages system security for the selected protection zones
5. Stores the data in flash media upon completion of a Write command (PATA NANDrive does not perform Post-Write operations, except for when the write cache is enabled)

#### 1.1.5 Error Correction Code (ECC)

High performance is achieved through optimized hardware error detection and correction.

#### 1.1.6 Serial Communication Interface (SCI)

The Serial Communication Interface (SCI) is designed for error reporting. During the product development stage, it is recommended to provide the SCI port on the PCB to aid in design validation.

#### 1.1.7 Multi-tasking Interface

The multi-tasking interface enables fast, sustained write performance by allowing concurrent Read, Program and Erase operations to multiple flash media.

### 1.2 SMT Reflow Consideration

The PATA NANDrive family utilizes standard NAND flash for data storage. Because the high temperature in a surface-mount soldering reflow process can alter the content on NAND flash, do not program PATA NANDrive before the reflow process.

### 1.3 Advanced NAND Management

PATA NANDrive's integrated controller uses advanced wear-leveling algorithms to substantially increase the longevity of NAND flash media. Wear caused by data writes is evenly distributed in all or select blocks in the device that prevents "hot spots" in locations that are programmed and erased extensively. This effective wear-leveling technique results in optimized device endurance, enhanced data retention and higher reliability required by long-life applications.

## 2.0 FUNCTIONAL BLOCKS



Figure 2-1: PATA NANDrive Block Diagram

### 3.0 PRODUCT ORDERING INFORMATION

GLS 85 LP 1 xxxP - S - I - FTE - NDxxx  
XX XX X XXXX - X - X - XXXX - XXXXX



3) For legacy NANDrive products, no ordering code is required. Note that the top side marking on the package typically does not include ordering codes (e.g. NDxxx), unless it is a special C-SPEC (custom specification) which is required by the end-customer to be marked on the device.

**Valid Combinations**

Valid product combinations are those that are in the mass production or will be in the mass production. Consult your Greenliant sales representative to confirm availability of the valid combinations and to determine availability of new product combinations.

**Table 3-1: PATA NANDrive Product Valid Ordering Numbers**

Capacity	Operating Temperature	Part Number	Package
512MB	Industrial (-40°C to 85°C)	GLS85LP0512P-S-I-LBTE	LBTE, 12x24x1.40mm
2GB	Industrial (-40°C to 85°C)	GLS85LP1002P-S-I-FTE	FTE, 14x24x1.90mm
		GLS85LP1002P-S-I-FTE-ND001	FTE, 14x24x1.90mm
		GLS85LP1002P-S-I-FTE-ND004	FTE, 14x24x1.90mm
4GB	Industrial (-40°C to 85°C)	GLS85LP1004P-S-I-FTE	FTE, 14x24x1.90mm
		GLS85LP1004P-S-I-FTE-ND001	FTE, 14x24x1.90mm
		GLS85LP1004P-S-I-FTE-ND004	FTE, 14x24x1.90mm
8GB	Industrial (-40°C to 85°C)	GLS85LP1008P-S-I-FTE	FTE, 14x24x1.90mm
		GLS85LP1008P-S-I-FTE-ND001	FTE, 14x24x1.90mm
		GLS85LP1008P-S-I-FTE-ND004	FTE, 14x24x1.90mm

**Table 3-2: PATA NANDrive Evaluation Board Valid Ordering Numbers**

Capacity	Operating Temperature	Part Number	Form Factor
512MB	Industrial (-40°C to 85°C)	GLS85LP0512P-S-I-40CN-K	Module with 40-pin ATA connector
		GLS85LP0512P-S-I-44CN-K	Module with 44-pin ATA connector
2GB	Industrial (-40°C to 85°C)	GLS85LP1002P-S-I-40CN-K	Module with 40-pin ATA connector
		GLS85LP1002P-S-I-44CN-K	Module with 44-pin ATA connector
		GLS85LP1002P-S-I-40CN-ED001	Module with 40-pin ATA connector
		GLS85LP1002P-S-I-40CN-ED004	Module with 40-pin ATA connector
4GB	Industrial (-40°C to 85°C)	GLS85LP1004P-S-I-40CN-K	Module with 40-pin ATA connector
		GLS85LP1004P-S-I-44CN-K	Module with 44-pin ATA connector
		GLS85LP1004P-S-I-40CN-ED001	Module with 40-pin ATA connector
		GLS85LP1004P-S-I-40CN-ED004	Module with 40-pin ATA connector
8GB	Industrial (-40°C to 85°C)	GLS85LP1008P-S-I-40CN-K	Module with 40-pin ATA connector
		GLS85LP1008P-S-I-44CN-K	Module with 44-pin ATA connector
		GLS85LP1008P-S-I-40CN-ED001	Module with 40-pin ATA connector
		GLS85LP1008P-S-I-40CN-ED004	Module with 40-pin ATA connector

### 3.1 Package Diagrams

#### 3.1.1 FTE Package



**Figure 3-1: PATA NANDrive 91-Ball, Ball Grid Array (BGA) Greenliant Package Code: FTE**

Note: All linear dimensions are in millimeters.  
 Un-tolerance dimensions are nominal target values.  
 Co-planarity: 0.15 mm.  
 Ball opening size is 0.40 mm (± 0.05 mm).

3.1.2 LBTE Package



Figure 3-2: PATA NANDrive 91-Ball, Ball Grid Array (LBGA) Greenliant Package Code: LBTE

Note: All linear dimensions are in millimeters.  
 Un-tolerance dimensions are nominal target values.  
 Co-planarity: 0.15 mm.  
 Ball opening size is 0.40 mm ( $\pm 0.05$  mm).