


Features

- 650 V enhancement mode power transistor
- 850 V transient drain-to-source voltage
- Bottom-cooled, small 5x6 mm PDFN package
- $R_{DS(on)} = 450 \text{ m}\Omega$
- $I_{DSmax,DC} = 4 A / I_{DSmax,Pulse} = 7.1 A$
- Ultra-low FOM
- Simple gate drive requirements (0 V to 6 V)
- Transient tolerant gate drive (-20 V / +10 V)
- High switching frequency (> 1 MHz)
- Fast and controllable fall and rise times
- Reverse conduction capability
- Zero reverse recovery loss
- Source Sense (SS) pin for optimized gate drive
- RoHS 3 (6+4) compliant



Package Outline Circuit Symbol



Applications

- Power Adapters
- LED lighting drivers
- Fast Battery Charging
- Power Factor Correction
- Appliance Motor Drives
- Wireless Power Transfer
- Industrial Power Supplies

Description

The GS-065-004-1-L is an enhancement mode GaN-on-Silicon power transistor. The properties of GaN allow for high current, high voltage breakdown and high switching frequency. GaN Systems innovates with industry leading advancements such as patented **Island Technology®** cell layout which realizes high-current die and high yield. The GS-065-004-1-L is a bottom-side cooled transistor that offers very low junction-to-case thermal resistance for demanding high power applications. These features combine to provide very high efficiency power switching.



Absolute Maximum Ratings (T_{case} = 25 °C except as noted)

Parameter	Symbol	Value	Unit
Operating Junction Temperature	TJ	-55 to +150	°C
Storage Temperature Range	T _S	-55 to +150	°C
Drain-to-Source Voltage	V_{DS}	650	V
Drain-to-Source Voltage - transient (Note 1)	V _{DS(transient)}	850	V
Gate-to-Source Voltage	V_{GS}	-10 to +7	V
Gate-to-Source Voltage - transient (Note 1)	V _{GS(transient)}	-20 to +10	V
Continuous Drain Current (T _{case} = 25 °C)	I _{DS}	4	Α
Continuous Drain Current (T _{case} = 100 °C)	I _{DS}	2.6	Α
Pulse Drain Current (Pulse width 10 μ s, $V_{GS} = 6 \text{ V}$) (Note 2)	I _{DS Pulse}	7.1	А

⁽¹⁾ For \leq 1 μ s

Thermal Characteristics (Typical values unless otherwise noted)

Parameter	Symbol	Value	Units
Thermal Resistance (junction-to-case) – bottom side	R _{OJC}	4	°C /W
Thermal Resistance (junction-to-ambient) (Note 3)	R _{⊙JA}	40	°C /W
Maximum Soldering Temperature (MSL3 rated)	T _{SOLD}	260	°C

⁽³⁾ Device mounted on 1.6 mm PCB thickness FR4, 4-layer PCB with 2 oz. copper on each layer. The recommendation for thermal vias under the thermal pad are 0.3 mm diameter (12 mil) with 0.635 mm pitch (25 mil). The copper layers under the thermal pad and drain pad are 25 x 25 mm² each. The PCB is mounted in horizontal position without air stream cooling.

Ordering Information

Ordering code	Package type	Packing method	Qty	Reel Diameter	Reel Width
GS-065-004-1-L-TR	5x6 mm PDFN	Tape-and-Reel	3000	13" (330 mm)	12mm
GS-065-004-1-L-MR	5x6 mm PDFN	Mini-Reel	250	7" (180 mm)	12mm

⁽²⁾ Defined by product design and characterization. Value is not tested to full current in production.



Electrical Characteristics (Typical values at T_J = 25 °C , V_{GS} = 6 V unless otherwise noted)

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions	
Drain-to-Source Blocking Voltage	$V_{(BL)DSS}$	650			V	$V_{GS} = 0 \text{ V, } I_{DSS} \le 6.6 \mu\text{A}$	
Drain-to-Source On Resistance	R _{DS(on)}		450	570	mΩ	$V_{GS} = 6 \text{ V}, T_J = 25 \text{ °C}$ $I_{DS} = 1.2 \text{ A}$	
Drain-to-Source On Resistance	R _{DS(on)}		1.14		Ω	V _G = 6 V, T _J = 150 °C I _{DS} = 1.2 A	
Gate-to-Source Threshold	$V_{GS(th)}$	1.1	1.7	2.6	V	$V_{DS} = V_{GS}$, $I_{DS} = 1 \text{ mA}$	
Gate-to-Source Current	I _{GS}		20		μΑ	$V_{GS} = 6 \text{ V}, V_{DS} = 0 \text{ V}$	
Gate Plateau Voltage	V_{plat}		3.5		V	V _{DS} = 400 V, I _{DS} = 4 A	
Drain-to-Source Leakage Current	I _{DSS}		0.3	6.6	μΑ	$V_{DS} = 650 \text{ V}, V_{GS} = 0 \text{ V}$ $T_J = 25 \text{ °C}$	
Drain-to-Source Leakage Current	I _{DSS}		10		μΑ	$V_{DS} = 650 \text{ V}, V_{GS} = 0 \text{ V}$ $T_J = 150 \text{ °C}$	
Internal Gate Resistance	R_{G}		4		Ω	f = 5 MHz	
Input Capacitance	C _{ISS}		26		pF	V _{DS} = 400 V	
Output Capacitance	Coss		7		pF	$V_{GS} = 0 V$	
Reverse Transfer Capacitance	C _{RSS}		0.3		pF	f = 100 kHz	
Effective Output Capacitance, Energy Related (Note 4)	C _{O(ER)}		11		pF	$V_{GS} = 0 V$	
Effective Output Capacitance, Time Related (Note 5)	C _{O(TR)}		17		pF	V _{DS} = 0 to 400 V	
Total Gate Charge	Q_{G}		0.8		nC		
Gate-to-Source Charge	Q _{GS}		0.3		nC	$V_{GS} = 0 \text{ to } 6 \text{ V}$ $V_{DS} = 400 \text{ V}$	
Gate-to-Drain Charge	Q_{GD}		0.3		nC		
Output Charge	Qoss		7		nC	V _{GS} = 0 V, V _{DS} = 400 V	
Reverse Recovery Charge	Q _{RR}		0		nC		

⁽⁴⁾ $C_{O(ER)}$ is the fixed capacitance that would give the same stored energy as C_{OSS} while V_{DS} is rising from 0 V to the stated V_{DS}

⁽⁵⁾ $C_{O(TR)}$ is the fixed capacitance that would give the same charging time as C_{OSS} while V_{DS} is rising from 0 V to the stated V_{DS}



Electrical Characteristics cont'd (Typical values at $T_J = 25$ °C, $V_{GS} = 6$ V unless otherwise noted)

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
Turn-On Delay	t _{D(on)}		4.0		ns	
Rise Time	t _R		3.0		ns	V _{DD} = 400 V, V _{GS} = 0-6 V,
Turn-Off Delay	t _{D(off)}		6.5		ns	$I_{DS} = 2 A$,
Fall Time	t _F		11.5		ns	$R_{G(on)} = 15 \Omega, R_{G(off)} = 2 \Omega,$ $L = 900 \mu H, L_P = 9 nH$
Switching Energy during turn-on	E _{on}		11.4		μЈ	(Notes 6,7,8)
Switching Energy during turn-off	E _{off}		1.8		μЈ	
Output Capacitance Stored Energy	Eoss		0.9		μЈ	$V_{DS} = 400 \text{ V}$ $V_{GS} = 0 \text{ V}, f = 100 \text{ kHz}$

⁽⁶⁾ See Figure 16 for switching test circuit diagram.

⁽⁷⁾ See Figure 17 for switching time definition waveforms.

⁽⁸⁾ L_P = parasitic inductance.



Electrical Performance Graphs





Figure 1: Typical I_{DS} vs. V_{DS} @ T_J = 25 $^{\circ}$ C








Figure 2: Typical I_{DS} vs. V_{DS} @ $T_J = 150$ $^{\circ}$ C





Electrical Performance Graphs



200

300

Figure 7: Typical C_{ISS} , C_{OSS} , C_{RSS} vs. V_{DS}


V_{DS} (V)

400

500

600

100





Electrical Performance Graphs





Figure 9: Typical I_{SD} vs. V_{SD} @ $T_J = 25$ $^{\circ}$ C







Figure 10: Typical I_{SD} vs. V_{SD} @ T_J = 150 0 C



0

© 2009-2022 GaN Systems Inc.



Thermal Performance Graphs




Figure 13: Safe Operating Area @ T_{case} = 25 °C




Figure 14: Power Derating vs. T_{case}




Figure 15: Transient Thermal Impedance (1.00 = Nominal DC thermal impedance)



Test Circuits




Figure 16: Switching Test Circuit




Figure 17: Switching Time Waveforms





Application Information

For more information, please refer to the application note entitled: "An Introduction to GaN Enhancement Mode HEMTs" at www.gansystems.com

Gate Drive

The recommended gate drive voltage range, V_{GS} , is 0 V to + 6 V for optimal $R_{DS(on)}$ performance. Also, the repetitive gate to source voltage, maximum rating, $V_{GS(AC)}$, is +7 V to -10 V. The gate can survive non-repetitive transients up to +10 V and – 20 V for pulses up to 1 μ s. These specifications allow designers to easily use 6.0 V or 6.5 V gate drive settings. At 6 V gate drive voltage, the enhancement mode high electron mobility transistor (E-HEMT) is fully enhanced and reaches its optimal efficiency point. A 5 V gate drive can be used but may result in lower operating efficiency. Inherently, GaN Systems E-HEMT do not require negative gate bias to turn off. Negative gate bias, typically V_{GS} = -3 V, ensures safe operation against the voltage spike on the gate, however it may increase reverse conduction losses if not driven properly. For more details, please refer to the gate driver application note "Gate Driver Circuit Design with GaN E-HEMTs" at www.gansystems.com

Similar to a silicon MOSFET, an external gate resistor can be used to control the switching speed and slew rate. Adjusting the resistor to achieve the desired slew rate may be needed. Lower turn-off gate resistance, $R_{G(OFF)}$ is recommended for better immunity to cross conduction. Please see the gate driver application note for more details.

A standard MOSFET driver can be used provided that it supports 6 V for gate drive and the UVLO is suitable for 6 V operation. Gate drivers with low impedance and high peak current are recommended for fast switching speed. GaN Systems E-HEMTs have significantly lower Q_G when compared to equally sized R_{DS(on)} MOSFETs, so high speed can be reached with smaller and lower cost gate drivers.

Some non-isolated half bridge MOSFET drivers are not compatible with 6 V gate drive due to their high under-voltage lockout threshold. Also, a simple bootstrap method for high side gate drive may not be able to provide tight tolerance on the gate voltage. Therefore, special care should be taken when you select and use the half bridge drivers. Please see the gate driver application note for more details.

Parallel Operation

Design wide tracks or polygons on the PCB to distribute the gate drive signals to multiple devices. Keep the drive loop length to each device as short and equal length as possible.

GaN enhancement mode HEMTs have a positive temperature coefficient on-state resistance which helps to balance the current. However, special care should be taken in the driver circuit and PCB layout since the device switches at very fast speed. It is recommended to have a symmetric PCB layout and equal gate drive loop length (star connection if possible) on all parallel devices to ensure balanced dynamic current sharing. Adding a small gate resistor (1-2 Ω) on each gate is strongly recommended to minimize the gate parasitic oscillation.



Source Sensing

The package features a dedicated source sense pin which enhances the switching performance by eliminating the common source inductance if a dedicated gate drive signal kelvin connection is created. This can be achieved by connecting the gate drive signal from the driver to the gate pad and returning from the source sense pad to the driver ground reference.


Thermal

The substrate is internally connected to the source/thermal pad on the bottom-side of the package. The transistor is designed to be cooled using the printed circuit board. The Drain pad is not as thermally conductive as the thermal pad. However, adding more copper under this pad will improve thermal performance by reducing the package temperature.

Thermal Modeling

RC thermal models are available to support detailed thermal simulation using SPICE. The thermal models are created using the Cauer model, an RC network model that reflects the real physical property and packaging structure of our devices. This approach allows our customers to extend the thermal model to their system by adding extra R_{θ} and C_{θ} to simulate the Thermal Interface Material (TIM) or Heatsink.

RC thermal model:



RC breakdown of Roic

R _e (°C/W)	C _θ (W·s/°C)
$R_{\theta 1} = 0.2$	C ₀₁ = 1.1E-05
$R_{\theta 2} = 2.4$	$C_{\theta 2} = 8.0E-05$
$R_{\theta 3} = 1.3$	$C_{\theta 3} = 8.0E-04$
$R_{04} = 0.1$	C ₀₄ = 1.0E-03

For more detail, please refer to Application Note entitled "Modeling Thermal Behavior of GaN Systems' GaNPX® Using RC Thermal SPICE Models" available at www.gansystems.com

Reverse Conduction

GaN Systems enhancement mode HEMTs do not have an intrinsic body diode and there is zero reverse recovery charge. The devices are naturally capable of reverse conduction and exhibit different characteristics depending on the gate voltage. Anti-parallel diodes are not required for GaN Systems transistors as is the case for IGBTs to achieve reverse conduction performance.



GS-065-004-1-L 650 V E-mode GaN transistor Datasheet

On-state condition ($V_{GS} = +6 \text{ V}$): The reverse conduction characteristics of a GaN Systems enhancement mode HEMT in the on-state is similar to that of a silicon MOSFET, with the I-V curve symmetrical about the origin and it exhibits a channel resistance, $R_{DS(on)}$, similar to forward conduction operation.

Off-state condition ($V_{GS} \le 0$ V): The reverse characteristics in the off-state are different from silicon MOSFETs as the GaN device has no body diode. In the reverse direction, the device starts to conduct when the gate voltage, with respect to the drain, V_{GD} , exceeds the gate threshold voltage. At this point the device exhibits a channel resistance. This condition can be modeled as a "body diode" with slightly higher V_F and no reverse recovery charge.

If negative gate voltage is used in the off-state, the source-drain voltage must be higher than $V_{GS(th)}+V_{GS(off)}$ in order to turn the device on. Therefore, a negative gate voltage will add to the reverse voltage drop " V_F " and hence increase the reverse conduction loss.

Blocking Voltage

The blocking voltage rating, $V_{(BL)DSS}$, is defined by the drain leakage current. The hard (unrecoverable) breakdown voltage is approximately 30 % higher than the rated $V_{(BL)DSS}$. As a general practice, the maximum drain voltage should be de-rated in a similar manner as IGBTs or silicon MOSFETs. All GaN E-HEMTs do not avalanche and thus do not have an avalanche breakdown rating. The maximum drain-to-source rating is 650 V and does not change with negative gate voltage. GaN Systems tests devices in production with a 850 V Drain-to-source voltage pulse to insure blocking voltage margin.

Packaging and Soldering

The package is a standard PDFN and it can withstand at least 3 reflow cycles.

It is recommended to use the reflow profile in IPC/JEDEC J-STD-020 REV D.1 (March 2008)


The basic temperature profiles for Pb-free (Sn-Ag-Cu) assembly are:

- Preheat/Soak: 60 120 seconds. T_{min} = 150 °C, T_{max} = 200 °C.
- Reflow: Ramp up rate 3 °C/sec, max. Peak temperature is 260 °C and time within 5 °C of peak temperature is 30 seconds.
- Cool down: Ramp down rate 6 °C/sec max.

Using "No-Clean" soldering paste and operating at high temperatures may cause a reactivation of the "No-Clean" flux residues. In extreme conditions, unwanted conduction paths may be created. Therefore, when the product operates at greater than $100\,^{\circ}$ C it is recommended to also clean the "No-Clean" paste residues.



Recommended PCB Footprint



Pad sizes

	m	m	Inc	ches	
	X (width)	Y (height)	X (width)	Y (height)	
Α	0.50	0.70	0.020	0.028	
В	4.30	2.20	0.170	0.087	
C1	0.50	0.25	0.020	0.001	
C2	4.31	0.45	0.170	0.018	

Dimensions

	mm	Inches	
d	2.53	0.100	PCB pad openings
е	0.70	0.028	[-] Bastana autina
f	1.95	0.077	Package outline
g	1.27	0.050	
h	0.35	0.138	




Package Dimensions Top Bottom A1 A2 A2 A2 A2 A2 A1 B1 B2 B3 B4 B1 Side C Surface Finish: Sn Sn: 10-20 um

	mm	Inches*	
Α	5.00	0.197	+/- 0.100 mm (0.004")
A1	0.35	0.014	+/- 0.050 mm (0.002")
A2	0.50	0.020	+/- 0.050 mm (0.002")
A 3	0.77	0.030	+/- 0.050 mm (0.002")
A4	4.30	0.169	+/- 0.100 mm (0.004")
В	6.00	0.236	+/- 0.100 mm (0.004")
B1	0.70	0.028	+/- 0.100 mm (0.004")
B2	1.90	0.075	
B3	2.20	0.087	+/- 0.100 mm (0.004")
B4	0.50	0.020	
С	0.85	0.033	+/- 0.050 mm (0.002")
C1	0.03	0.001	+0.02/-0.03 mm (0.001")
Elmok			a annousiasata unlung


Inch measurements are approximate values

Part Marking






Tape and Reel Information



13" reel (330 mm) 7" mini-reel (180 mm) Nominal Tolerance Nominal Tolerance +/- 2.0 180.0 Di 330.0 +0.0 / - 3.0 Wo 18.4 MAX 18.4 MAX Wi 12.4 + 2.0 / - 0.0 12.4 + 3.0 / - 0.05 Hu 100.0 +/- 2.0 55.0 +/- 5.0 Hh 20.2 MIN 20.2 MIN 1.6 Sw 1.5 MIN MIN

Dimensions (mm)




13.0 + 0.5 / - 0.2

Note: Wo and Wi measured at hub

13.0

+5.0 / - 0.2



Dimensions (mm)

N	ominal	Tolerance
P1	8.00	+/- 0.1
W	12.00	+/- 0.3
Ko	1.20	+/- 0.1
Ao	5.30	+/- 0.1
Во	6.30	+/- 0.1
Sp	4.00	+/- 0.1
Sd	1.50	+ 0.1 / - 0.0
St	1.75	+/- 0.1
SA	5.50	+/- 0.05
SB	2.00	+/- 0.05