


### **Features**

- 650 V enhancement mode power transistor
- 850 V transient drain-to-source voltage
- Bottom-cooled, 8x8 mm PDFN package
- $R_{DS(on)} = 50 \text{ m}\Omega$
- $I_{DS,max} = 30 \text{ A} / I_{DSmax,Pulse} = 60 \text{ A}$
- Simple gate drive requirements (0 V to 6 V)
- Transient tolerant gate drive (-20 V / +10 V)
- High switching frequency (> 1 MHz)
- Fast and controllable fall and rise times
- Reverse conduction capability
- Zero reverse recovery loss
- Source Sense (SS) pin for optimized gate drive
- RoHS 3 (6+4) compliant



### **Applications**

- Bridgeless Totem Pole PFC
- Consumer, Industrial and Datacenter High Density Power Supply
- High Power Adapters
- LED Lighting Drivers
- Appliance and Industrial Motor Drives
- Solar Inverter
- Uninterruptable Power Supplies
- Laser Drivers
- Wireless Power Transfer

### Description

The GS-065-030-2-L is an enhancement mode GaNon-Silicon power transistor. The properties of GaN allow for high current, high voltage breakdown and high switching frequency. GaN Systems innovates with industry leading advancements such as patented **Island Technology**® cell layout which realizes high-current die and high yield. The GS-065-030-2-L is a bottom-side cooled transistor that offers low junction-to-case thermal resistance for demanding high power applications. These features combine to provide very high efficiency power switching.



### Absolute Maximum Ratings (T<sub>case</sub> = 25 °C except as noted)

Parameter	Symbol	Value	Unit
Operating Junction Temperature	TJ	-55 to +150	°C
Storage Temperature Range	Ts	-55 to +150	°C
Drain-to-Source Voltage	V <sub>DS</sub>	650	V
Drain-to-Source Voltage - transient (Note 1)	V <sub>DS(transient)</sub>	850	V
Gate-to-Source Voltage	$V_{GS}$	-10 to +7	V
Gate-to-Source Voltage - transient (Note 1)	V <sub>GS(transient)</sub>	-20 to +10	V
Continuous Drain Current (T <sub>case</sub> = 25 °C)	I <sub>DS</sub>	30	Α
Continuous Drain Current (T <sub>case</sub> = 100 °C)	I <sub>DS</sub>	20	Α
Pulse Drain Current (Pulse width 10 $\mu$ s, $V_{GS} = 6 \text{ V}$ ) (Note 2)	I <sub>DS Pulse</sub>	60	А

<sup>(1)</sup> For  $\leq$  100 µs

### Thermal Characteristics (Typical values unless otherwise noted)

Parameter	Symbol	Value	Units
Thermal Resistance (junction-to-case) – bottom side	$R_{\Theta JC}$	0.5	°C / W
Thermal Resistance (junction-to-ambient) (Note 3)	$R_{\Theta JA}$	35	°C / W
Maximum Soldering Temperature (MSL3 rated)	$T_{SOLD}$	260	°C

<sup>(3)</sup> Device mounted on 1.6 mm PCB thickness FR4, 4-layer PCB with 2 oz. copper on each layer. The recommendation for thermal vias under the thermal pad is 0.3 mm diameter (12 mil) with 0.635 mm pitch (25 mil). The copper layers under the thermal pad and drain pad are 25 x 25 mm<sup>2</sup> each. The PCB is mounted in horizontal position without air stream cooling.

### **Ordering Information**

Ordering code	Package type	Packing method	Qty	Reel Diameter	Reel Width
GS-065-030-2-L-TR	8x8 mm PDFN	Tape-and-Reel	3000	13" (330 mm)	16 mm
GS-065-030-2-L-MR	8x8 mm PDFN	Mini-Reel	250	7" (180 mm)	16 mm

<sup>(2)</sup> Defined by product design and characterization. Value is not tested to full current in production.



## Electrical Characteristics (Typical values at T<sub>J</sub> = 25 °C, V<sub>GS</sub> = 6 V unless otherwise noted)

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
Drain-to-Source Blocking Voltage	V <sub>(BL)DSS</sub>	650			V	$V_{GS} = 0 \text{ V}, I_{DSS} \le 58 \mu\text{A}$
Drain-to-Source On Resistance	R <sub>DS(on)</sub>		50	68	mΩ	$V_{GS} = 6 \text{ V}, T_J = 25^{\circ}\text{C}$ $I_{DS} = 5.5 \text{ A}$
Drain-to-Source On Resistance	R <sub>DS(on)</sub>		127		mΩ	$V_{GS} = 6 \text{ V, T}_{J} = 150 \text{ °C}$ $I_{DS} = 5.5 \text{ A}$
Gate-to-Source Threshold	$V_{GS(th)}$	1.1	1.7	2.6	V	$V_{DS} = V_{GS}$ , $I_{DS} = 7.5$ mA
Gate-to-Source Current	I <sub>GS</sub>		182		μΑ	$V_{GS} = 6 \text{ V}, V_{DS} = 0 \text{ V}$
Gate Plateau Voltage	$V_{plat}$		3.5		V	$V_{DS} = 400 \text{ V}, I_{DS} = 30 \text{ A}$
Drain-to-Source Leakage Current	I <sub>DSS</sub>		2	58	μΑ	$V_{DS} = 650 \text{ V}, V_{GS} = 0 \text{ V}$ $T_{J} = 25 \text{ °C}$
Drain-to-Source Leakage Current	I <sub>DSS</sub>		70		μΑ	$V_{DS} = 650 \text{ V}, V_{GS} = 0 \text{ V}$ $T_J = 150 \text{ °C}$
Internal Gate Resistance	$R_{G}$		1.3		Ω	f = 5 MHz, open drain
Input Capacitance	C <sub>ISS</sub>		235		pF	V <sub>DS</sub> = 400 V
Output Capacitance	Coss		60		pF	$V_{GS} = 0 V$
Reverse Transfer Capacitance	C <sub>RSS</sub>		0.6		pF	f = 100 kHz
Effective Output Capacitance Energy Related (Note 4)	C <sub>O(ER)</sub>		96		рF	V <sub>GS</sub> = 0 V
Effective Output Capacitance Time Related (Note 5)	C <sub>O(TR)</sub>		150		рF	$V_{DS} = 0 \text{ to } 400 \text{ V}$
Total Gate Charge	$Q_{G}$		6.7		nC	
Gate-to-Source Charge	Q <sub>GS</sub>		1.9		nC	$V_{GS} = 0 \text{ to } 6 \text{ V}$ $V_{DS} = 400 \text{ V}$
Gate-to-Drain Charge	$Q_{GD}$		2		nC	100 1
Output Charge	Qoss		61		nC	$V_{GS} = 0 \text{ V}, V_{DS} = 400 \text{ V}$
Reverse Recovery Charge	Q <sub>RR</sub>		0		nC	

<sup>(4)</sup>  $C_{O(ER)}$  is the fixed capacitance that would give the same stored energy as  $C_{OSS}$  while  $V_{DS}$  is rising from 0 V to the stated  $V_{DS}$ 

<sup>(5)</sup>  $C_{O(TR)}$  is the fixed capacitance that would give the same charging time as  $C_{OSS}$  while  $V_{DS}$  is rising from 0 V to the stated  $V_{DS}$ .



# Electrical Characteristics cont'd (Typical values at T<sub>J</sub> = 25 °C, V<sub>GS</sub> = 6 V unless otherwise noted)

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
Turn-On Delay	t <sub>D(on)</sub>		8.2		ns	
Rise Time	t <sub>R</sub>		6.3		ns	$V_{DD} = 400 \text{ V}, V_{GS} = +6/-3 \text{ V},$
Turn-Off Delay	t <sub>D(off)</sub>		10.8		ns	I <sub>DS</sub> = 15 A,
Fall Time	t <sub>F</sub>		5.7		ns	$R_{G(on)} = 15 \Omega$ , $R_{G(off)} = 2 \Omega$ , $L = 90 \mu H$ , $L_P = 12 nH$
Switching Energy during turn-on	E <sub>on</sub>		50		μͿ	(Notes 6, 7, 8)
Switching Energy during turn-off	E <sub>off</sub>		10		μЈ	
Output Capacitance Stored Energy	Eoss		8		μЈ	$V_{DS} = 400 \text{ V}$ $V_{GS} = 0 \text{ V}, f = 100 \text{ kHz}$


<sup>(6)</sup> See Figure 16 for switching test circuit diagram.


<sup>(7)</sup> See Figure 17 for switching time definition waveforms.

<sup>(8)</sup>  $L_P$  = parasitic inductance.




## **Electrical Performance Graphs**










## **Electrical Performance Graphs**











## **Electrical Performance Graphs**





Figure 9: Typical  $I_{SD}$  vs.  $V_{SD}$  @  $T_J$  = 25  $^{\circ}$ C






Figure 10: Typical  $I_{SD}$  vs.  $V_{SD}$  @  $T_J$  = 150  $^{\circ}$ C






Figure 12: Normalized RDS(on) as a function of TJ



## Thermal Performance Graphs





Transient R<sub>Ojc</sub>

1.00

50% Duty Cycle

20%

1.00

50% Duty Cycle

20%

Single Pulse

0.01

1.0E-06 1.0E-05 1.0E-04 1.0E-03 1.0E-02 1.0E-01

Rectangular Pulse Duration (s)

Figure 15: Transient Thermal Impedance
(1.00 = Nominal DC thermal impedance)



## **Test Circuits**




Figure 16: Switching Test Circuit




Figure 17: Switching Time Waveforms




## **Application Information**

#### **Pin Configurations**

Note that the Pin 1 (Source) is located at the bottom left corner from the top view indicated by the pin 1 marking.

The package features a dedicated Source Sense (SS) pin (3) which enhances the switching performance by eliminating the common source inductance. Source Sensing (or Kelvin Source) can be implemented by using pin 3 (SS) as the gate driver signal ground return.

The thermal pad / Source (Pin 9) is designed to provide a low thermal resistance path to the external main circuit board for optimum heat dissipation. It is internally connected to the die substrate and the Source, which can be used for both thermal and electrical conduction. The Source pin 1 & 2 can also be used together to enhance thermal conductivity, but it is **NOT** recommended to carry main current with only Pin 1 & 2.



Pin	Name	Description
1-2	S	Source
3	SS	Source Sense pin. Used for gate driver kelvin
		source connection
4	G	Gate
5-8	D	Drain
9	S / TP	Source and thermal pad. Recommend to join
		pin 1, 2 and 9 together with large copper
		polygon for optimum thermal dissipation
		and source connection

#### **Gate Drive**

The recommended gate drive voltage range,  $V_{GS}$ , is 0 V to + 6 V for optimal  $R_{DS(on)}$  performance. Also, the repetitive gate to source voltage, maximum rating,  $V_{GS(AC)}$ , is +7 V to -10 V. The gate can survive non-repetitive transients up to +10 V and – 20 V for pulses up to 100  $\mu$ s. These specifications allow designers to easily use 6.0 V or 6.5 V gate drive settings. At 6 V gate drive voltage, the enhancement mode high electron mobility transistor (E-HEMT) is fully enhanced and reaches its optimal efficiency point. A 5 V gate drive can be used but may result in lower operating efficiency. Inherently, GaN Systems E-HEMT do not require negative gate bias to turn off. Negative gate bias, typically  $V_{GS} = -3$  V, ensures safe operation against the voltage spike on the gate, however it may increase reverse conduction losses if not driven properly. For more details, please refer to the gate driver application note "GN001 How to Drive GaN Enhancement Mode Power Switching Transistors" at www.gansystems.com

Similar to a silicon MOSFET, an external gate resistor can be used to control the switching speed and slew rate. Adjusting the resistor to achieve the desired slew rate may be needed. Lower turn-off gate resistance,  $R_{G(OFF)}$  is recommended for better immunity to cross conduction. Please see the gate driver application note (GN001) for more details.



A standard MOSFET driver can be used as long as it supports 6 V for gate drive and the UVLO is suitable for 6 V operation. Gate drivers with low impedance and high peak current are recommended for fast switching speed. GaN Systems E-HEMTs have significantly lower  $Q_G$  when compared to equally sized  $R_{DS(on)}$  MOSFETs, so high speed can be reached with smaller and lower cost gate drivers.

Some non-isolated half bridge MOSFET drivers are not compatible with 6 V gate drive due to their high under-voltage lockout threshold. Also, a simple bootstrap method for high side gate drive may not be able to provide tight tolerance on the gate voltage. Therefore, special care should be taken when you select and use the half bridge drivers. Please see the gate driver application note (GN001) for more details.

### **Parallel Operation**


Design wide tracks or polygons on the PCB to distribute the gate drive signals to multiple devices. Keep the drive loop length to each device as short and equal length as possible.

GaN enhancement mode HEMTs have a positive temperature coefficient on-state resistance which helps to balance the current. However, special care should be taken in the driver circuit and PCB layout since the device switches at very fast speed. It is recommended to have a symmetric PCB layout and equal gate drive loop length (star connection if possible) on all parallel devices to ensure balanced dynamic current sharing. Adding a small gate resistor (1-2  $\Omega$ ) on each gate is strongly recommended to minimize the gate parasitic oscillation.

#### **Thermal Modeling**

RC thermal models are available to support detailed thermal simulation using SPICE. The thermal models are created using the Cauer model, an RC network model that reflects the real physical property and packaging structure of our devices. This approach allows our customers to extend the thermal model to their system by adding extra  $R_{\theta}$  and  $C_{\theta}$  to simulate the Thermal Interface Material (TIM) or Heatsink.

#### RC thermal model:



#### RC breakdown of R<sub>⊙JC</sub>

R <sub>e</sub> (°C/W)	C <sub>θ</sub> (W·s/°C)
$R_{\theta 1} = 0.02$	$C_{\theta 1} = 9.0E-05$
$R_{\theta 2} = 0.25$	$C_{\theta 2} = 6.5E-04$
$R_{\theta 3} = 0.21$	$C_{\theta 3} = 7.0E-03$
$R_{\theta 4} = 0.02$	$C_{\theta 4} = 5.0E-03$

For more detail, please refer to Application Note GN007 "Modeling Thermal Behavior of GaN Systems' GaN*PX*® Using RC Thermal SPICE Models" available at <a href="https://www.gansystems.com">www.gansystems.com</a>



#### **Reverse Conduction**

GaN Systems enhancement mode HEMTs do not have an intrinsic body diode and there is zero reverse recovery charge. The devices are naturally capable of reverse conduction and exhibit different characteristics depending on the gate voltage. Anti-parallel diodes are not required for GaN Systems transistors as is the case for IGBTs to achieve reverse conduction performance.

On-state condition ( $V_{GS} = +6$  V): The reverse conduction characteristics of a GaN Systems enhancement mode HEMT in the on-state is similar to that of a silicon MOSFET, with the I-V curve symmetrical about the origin and it exhibits a channel resistance,  $R_{DS(on)}$ , similar to forward conduction operation.

Off-state condition ( $V_{GS} \le 0$  V): The reverse characteristics in the off-state are different from silicon MOSFETs as the GaN device has no body diode. In the reverse direction, the device starts to conduct when the gate voltage, with respect to the drain,  $V_{GD}$ , exceeds the gate threshold voltage. At this point the device exhibits a channel resistance. This condition can be modeled as a "body diode" with slightly higher  $V_F$  and no reverse recovery charge.

If negative gate voltage is used in the off-state, the source-drain voltage must be higher than  $V_{GS(th)}+V_{GS(off)}$  in order to turn the device on. Therefore, a negative gate voltage will add to the reverse voltage drop " $V_F$ " and hence increase the reverse conduction loss.

#### **Blocking Voltage**

The blocking voltage rating,  $V_{(BL)DSS}$ , is defined by the drain leakage current. The hard (unrecoverable) breakdown voltage is approximately 30 % higher than the rated  $V_{(BL)DSS}$ . As a general practice, the maximum drain voltage should be de-rated in a similar manner as IGBTs or silicon MOSFETs. All GaN E-HEMTs do not avalanche and thus do not have an avalanche breakdown rating. The maximum drain-to-source rating is 650 V and does not change with negative gate voltage. GaN Systems tests devices in production with a 850V Drain-to-source voltage pulse to insure blocking voltage margin.

#### **Packaging and Soldering**

The package is a standard PDFN and it can handle at least 3 reflow cycles.

It is recommended to use the reflow profile in IPC/JEDEC J-STD-020 REV D.1 (March 2008)


The basic temperature profiles for Pb-free (Sn-Ag-Cu) assembly are:

- Preheat/Soak: 60 120 seconds. T<sub>min</sub> = 150 °C, T<sub>max</sub> = 200 °C.
- Reflow: Ramp up rate 3 °C/sec, max. Peak temperature is 260 °C and time within 5 °C of peak temperature is 30 seconds.
- Cool down: Ramp down rate 6 °C/sec max.

Using "No-Clean" soldering paste and operating at high temperatures may cause a reactivation of the "No-Clean" flux residues. In extreme conditions, unwanted conduction paths may be created. Therefore, when the product operates at greater than 100 °C it is recommended to also clean the "No-Clean" paste residues.



# Recommended PCB Footprint




### Pad sizes

	m	m	In	ches	
	X (width)	Y (height)	X (width)	Y (height)	
Α	1.00	0.50	0.039	0.020	
В	6.94	3.20	0.273	0.126	
C	1.00	0.50	0.039	0.020	

	mm	inches	
d	3.75	0.148	
е	0.90	0.035	[-7
f	2.85	0.112	L_J
g	2.00	0.079	




## **Package Dimensions**




	mm	Inches*	
A	8.00	0.315	+/- 0.100 mm (0.004")
A1	0.50	0.020	+/- 0.050 mm (0.002")
A2	1.00	0.039	+/- 0.100 mm (0.004")
<b>A3</b>	1.00	0.039	+/- 0.050 mm (0.002")
<b>A4</b>	6.94	0.273	+/- 0.100 mm (0.004")
В	8.00	0.315	+/- 0.100 mm (0.004")
B1	0.50	0.020	+/- 0.100 mm (0.004")
<b>B2</b>	2.80	0.110	
<b>B3</b>	3.20	0.126	+/- 0.100 mm (0.004")
<b>B4</b>	1.00	0.039	•
С	0.90	0.035	+/- 0.050 mm (0.002")
C1	0.03	0.001	+0.02/-0.03 mm (0.001")
*Inch	measi	urements ar	e approximate values

## Part Marking







# Tape and Reel Information



#### Dimensions (mm) 13 inch reel 7 inch reel Min Max Min Max Di 328.0 332.0 178.0 180.0 Di Wo 22.4 Wo 22.4 Wi 16.4 18.4 Wi 16.4 18.4 Hu 176.0 178.0 Hu 58.0 62.0 Н 20.2 Н 20.2 1.5 Sw Sw 1.5 Hd 12.8 13.5 Hd 12.8 13.5



Note: Wo and Wi measured at hub



#### Dimensions (mm)

N	ominal	Tolerance
P1	12.00	+/- 0.1
W	16.00	+/- 0.3
Ко	1.10	+/- 0.1
Ao	8.30	+/- 0.1
Во	8.30	+/- 0.1
Sp	4.00	+/- 0.1
Sd	1.55	+/- 0.05
St	1.75	+/- 0.1
SA	7.50	+/- 0.1
SB	2.00	+/- 0.1