

Dual Input 12G UHD - SDI Re-timing Adaptive Cable Equalizer + Trace

Key Features

- Dual input/output equalizer with 2:1 input selector featuring both a 75Ω single ended cable equalizer and 100Ω differential trace equalizer, each with integrated on-chip terminations
- SMPTE ST 2082-1, ST 2081-1, ST 424, ST 292-1 and ST 259 compliant input/output
- Multi-standard operation from 1Mb/s to 11.88Gb/s
- In addition to standard SMPTE rates, the device also supports re-timing of DVB-ASI at 270Mb/s, and MADI at 125Mb/s and 10GbE
- 3D Input Signal Eye Monitor
- PRBS generator and checker
- Automatic cable equalization - typical equalized cable lengths of Belden 1694A cable
 - ♦ 80m at 11.88Gb/s
 - ♦ 100m at 5.94Gb/s
 - ♦ 190m at 2.97Gb/s
 - ♦ 260m at 1.485Gb/s
 - ♦ 450m at 270Mb/s and 125Mb/s
- Trace driver features
 - ♦ Integrated 100Ω, differential output termination
 - ♦ Extends output DC-coupling support with 1.2V to 2.5V output supply range
 - ♦ Trace driver data output pre-emphasis to compensate for up to 20" FR4 at 11.88Gb/s
 - ♦ Manual or automatic re-timer bypass
 - ♦ Manual or automatic mute or disable on LOS
- Trace equalizer features
 - ♦ Integrated 100Ω, differential input termination
 - ♦ Automatic power down on loss of signal
 - ♦ Trace equalization to compensate for up to 20" FR4 at 11.88Gb/s
 - ♦ Automatic input offset compensation
 - ♦ DC-coupling from 1.2V to 2.5V CML logic
- Cable equalizer features
 - ♦ Automatic power down on loss of signal
 - ♦ Programmable carrier detect with squelch threshold adjustment
 - ♦ Programmable launch swing compensation for non-compliant source
 - ♦ manual and automatic cable equalizer bypass

- CDR features
 - ♦ Manual or automatic rate modes
 - ♦ Wide Loop bandwidth control
 - ♦ Re-timing at the following data rates: 125Mb/s, 270Mb/s, 1.485Gb/s, 2.97Gb/s, 5.94Gb/s, 11.88Gb/s, and 10.3125 Gb/s. This includes the f/1.001 rates.

Additional Features

- Single 1.8V power supply for analog and digital core
- 1.2V, 1.8V or 2.5V for trace driver output supply
- GSPI serial control and monitoring interface
- Four configurable GPIO pins for control or status monitoring
- Wide operating temperature range: -40°C to +85°C
- Small 6mm x 4mm 40-pin QFN
- Pb-free/Halogen-free/RoHS and WEEE compliant package

Applications

Next Generation 12G UHD-SDI infrastructures designed to support UHDTV1, UHDTV2, 4K D-Cinema and 3D HFR and HDR production image formats. Typical applications: Cameras, Switchers, Distribution Amplifiers and Routers.


Description

The GS12142 is a low-power, multi-rate equalizer that features an integrated cable equalizer, trace equalizer, and trace driver supporting rates up to 12G UHD-SDI, inclusive of 10GbE. The cable equalizer input is designed to equalize and restore signals received over 80m coaxial cable at 12G, compensate for DC content of SMPTE pathological signals, and re-time the incoming data. The trace equalizer input is designed to receive 100Ω differential input signals, automatically recover the embedded clock from the digital video signal and re-time the incoming data, supporting up to 17dB of insertion loss.

The integrated eye monitor provides non-disruptive mission mode analysis of the post equalized input signal. The 256x128 resolution scan matrix allows accurate signal analysis to speed up prototyping and enable field analysis. Built in macros enable customizable cross section analysis and quick horizontal and vertical eye opening measurements.

With high phase consistency between scans and configurable space and time thresholds, algorithms can be deployed in the field to analyze long term signal quality variation (Bathtub Plot) to reduce costly system installation debug time for intermittent errors. The two independently controlled trace drivers have highly configurable pre-emphasis and swing controls to compensate for long

trace and connector losses. The pre-emphasis pulse width and amplitude can be optimized to compensate for perturbations to frequency response of transmission lines due to vias, connectors and stubs.



GS12142 Functional Block Diagram

Revision History

Version	ECO	PCN	Date	Changes and/or Modifications
4	043493	—	August 2018	Updated Table 5-3 and Table 5-4 .
3	042224	—	July 2018	Updated Table 2-2 , Section 4.10.5.6 , Section 4.10.12 and Section 5 .
2	040364	—	January 2018	Updated Table 5-3 , Table 2-2 , and Table 2-3 .
1	034006	—	December 2017	Added Section 4.8.3 , Section 4.10.12 . Updated Section 4.10.13 .
0	033179	—	October 2016	New Document.

Contents

1. Pin Out	5
1.1 GS12142 Pin Assignment	5
1.2 GS12142 Pin Descriptions	6
2. Electrical Characteristics.....	9
2.1 Absolute Maximum Ratings	9
2.2 DC Electrical Characteristics	10
2.3 AC Electrical Characteristics	13
3. Input/Output Circuits.....	16
4. Detailed Description.....	18
4.1 Device Description	18
4.2 Device Inputs	18
4.2.1 Input Selection	18
4.2.2 Cable Equalizer (SDI)	20
4.2.3 Trace Equalizer Input (DDI)	24
4.3 Sleep Mode	27
4.4 Serial Digital Re-timer (CDR)	28
4.4.1 PLL Loop Bandwidth Control	28
4.4.2 Automatic and Manual Rate Detection	28
4.4.3 Lock Time	30
4.5 PRBS Checker	31
4.5.1 Timed PRBS Check Measurement Procedure.....	31
4.5.2 Continuous PRBS Check Measurement Procedure.....	32
4.6 Eye Monitor	35
4.6.1 Shape Scan and Measurement Time.....	36
4.6.2 Matrix-Scan and Shape-Scan Operation	38
4.7 PRBS Generator	44
4.8 Output Drivers	46
4.8.1 Bypassed Re-timer Signal Output Control	46

4.8.2 Output Driver Polarity Inversion	47
4.8.3 Output Driver Data Rate Selection.....	47
4.8.4 Amplitude and Pre-Emphasis Control	47
4.8.5 Output State Control Modes.....	56
4.9 GPIO Controls	57
4.10 GSPI Host Interface	57
4.10.1 CS Pin.....	58
4.10.2 SDIN Pin.....	58
4.10.3 SDOOUT Pin	58
4.10.4 SCLK Pin.....	60
4.10.5 Command Word 1 Description	60
4.10.6 GSPI Transaction Timing	62
4.10.7 Single Read/Write Access.....	64
4.10.8 Auto-increment Read/Write Access.....	65
4.10.9 Setting a Device Unit Address.....	66
4.10.10 Default GSPI Operation	67
4.10.11 Clear Sticky Counts Through Four Way Handshake	68
4.10.12 Device Power Up Sequence	68
4.10.13 Host Initiated Device Reset.....	70
5. Register Map.....	71
5.1 Control Registers	71
5.2 Status Registers	74
5.3 Register Descriptions	75
6. Application Information.....	115
6.1 Typical Application Circuit	115
7. Package & Ordering Information	116
7.1 Package Dimensions	116
7.2 Recommended PCB Footprint	117
7.3 Packaging Data	117
7.4 Marking Diagram	118
7.5 Solder Reflow Profiles	118
7.6 Ordering Information	118

1. Pin Out

1.1 GS12142 Pin Assignment




Figure 1-1: GS12142 Pin Assignment

1.2 GS12142 Pin Descriptions

Table 1-1: GS12142 Pin Descriptions

Pin Number	Name	Type	Description
1, 8	VEE_DDI	Power	Most negative power supply connection for the Trace and Cable Equalizers. Connect to ground.
2	SDI	Input	Single - ended CML input with internal 75Ω termination.
3	SDL_TERM	—	Input Common Mode termination. Decouple to ground through resistor and capacitor. See Section 6.1 for recommended values.
4	VCC_DDI	Power	Most positive power supply connection for the Trace and Cable Equalizers. Connect to 1.8V and decouple to ground. See Section 6.1 Typical Application Circuit for values.
5	TERM	—	Input Common Mode termination. Decouple to ground. See Section 6.1 Typical Application Circuit for values.
6, 7	DDI, $\overline{\text{DDI}}$	Input	Serial digital differential input. Differential CML input with internal 100Ω termination.
9, 32	RSVD	—	These pins may be left floating. Please contact your Semtech FAE for additional information on circuit compatibility with the GS12281.
10	$\overline{\text{CS}}$	Digital Input	Chip Select input for the Gennum Serial Peripheral Interface (GSPI) host control/status port. 1.8V CMOS input with 100kΩ pull-up. Active-LOW input. Refer to Section 4.10.1 for more details.
11	SDIN	Digital Input	Serial digital data input for the Gennum Serial Peripheral Interface (GSPI) host control/status port. 1.8V CMOS input with 100kΩ pull-down. Refer to Section 4.10.2 for more details.
12	SDOUT	Digital Output	Serial digital data output for the Gennum Serial Peripheral Interface (GSPI) host control/status port. 1.8V CMOS output. Refer to Section 4.10.3 for more details.
13	SCLK	Digital Input	Burst-mode clock input for the Gennum Serial Peripheral Interface (GSPI) host control/status port. 1.8V CMOS input with 100kΩ pull-down. Refer to Section 4.10.4 for more details.
14, 15	VSS	Power	Most negative power supply for digital core logic. Connect to ground.
16	VDD	Power	Most positive power supply connection for digital core logic. Connect to 1.8V and decouple to ground. See Section 6.1 Typical Application Circuit for values.

Table 1-1: GS12142 Pin Descriptions (Continued)

Pin Number	Name	Type	Description
17	GPIO0	Digital Input/Output	Multi-function Control/Status Input/Output 0. Default function: Direction = Output Signal = HIGH indicates LOS (Loss of Signal, inverse of Carrier Detect) Pin is 1.8V CMOS I/O, please refer to GPIO0_CFG for more information on how to configure GPIO0.
18	GPIO1	Digital Input/Output	Multi-function Control/Status Input/Output 1. Default function: Direction = Output Signal = HIGH indicates PLL is locked Pin is 1.8V CMOS I/O, please refer to GPIO1_CFG for more information on how to configure GPIO1.
19, 31, 37, 38	VEE_CORE	Power	Most negative power supply connection for the analog core. Connect to ground.
20	VCCO1P8_1	Power	Most positive power supply connection for trace driver pre driver. Connect to 1.8V and decouple to ground. See Section 6.1 Typical Application Circuit for values.
21, 28	VEEO	Power	Most negative power supply connection for the output drivers. Connect to ground.
22, 23	$\overline{\text{DDO1}}/\overline{\text{RCO}}$, DDO1/RCO	Output	Differential CML output with two internal 50Ω pull-ups. The data signal or PRBS generator can be selected for this output. The PRBS generator can be configured to generate a PRBS7 or a clock pattern.
24	VCCO_1	Power	Most positive power supply connection for the DDO1/ $\overline{\text{DDO1}}$ output driver. Connect to 1.2V, 1.8V, or 2.5V and decouple to ground. See Section 6.1 Typical Application Circuit for values.
25	VCCO_0	Power	Most positive power supply connection for the DDO0/ $\overline{\text{DDO0}}$ output driver. Connect to 1.2V, 1.8V, or 2.5V and decouple to ground. See Section 6.1 Typical Application Circuit for values.
26, 27	$\overline{\text{DDO0}}$, DDO0	Output	Differential CML output with two internal 50Ω pull-ups. The data signal or PRBS generator can be selected for this output. The PRBS generator can be configured to generate a PRBS7 or a clock pattern.
29	VCCO1P8_0	Power	Most positive power supply connection for trace driver pre driver. Connect to 1.8V and decouple to ground. See Section 6.1 Typical Application Circuit for values.
30	VCO_FILT10	Passive	VCO filter capacitor connection. Decouple to ground. See Section 6.1 Typical Application Circuit for values.

Table 1-1: GS12142 Pin Descriptions (Continued)

Pin Number	Name	Type	Description
33	GPIO2	Digital Input/Output	Multi-function Control/Status Input/Output 2. Default function: Input Select Direction = Input Signal: HIGH = DDI LOW = SDI Pin is 1.8V CMOS I/O, please refer to GPIO2_CFG for more information on how to configure GPIO2.
34	VCO_FILT	Passive	VCO filter capacitor connection. Decouple to ground. See Section 6.1 Typical Application Circuit for values.
35	VCC_CORE	Power	Most positive power supply connection for the analog core. Connect to 1.8V and decouple to ground. See Section 6.1 Typical Application Circuit for values.
36	GPIO3	Digital Input/Output	Multi-function Control/Status Input/Output 3. Default function: Direction = Input Signal = Set HIGH to disable $\overline{DDO1}$ Pin is 1.8V CMOS I/O, please refer to GPIO3_CFG for more information on how to configure GPIO3.
39	LF+	Passive	Loop filter capacitor connection. Connect to pin 40 through capacitor. See Section 6.1 Typical Application Circuit for values.
40	LF-	Passive	Loop filter capacitor connection. Connect to pin 39 through capacitor. See Section 6.1 Typical Application Circuit for values.
Tab	—	—	Central paddle can be connected to ground or left unconnected. Its purpose is to provide increased mechanical stability. It is not required for thermal dissipation. It is not recommended to connect device ground pins to the central paddle.

2. Electrical Characteristics

2.1 Absolute Maximum Ratings

Table 2-1: Absolute Maximum Ratings

Parameter	Value
Supply Voltage—Core (VCC_DDI, VCC_CORE, VDD)	-0.5V to +2.2V
Supply Voltage—Output Driver (VCCO_0, VCCO_1)	-0.5V to +2.8V
Input ESD Voltage (any pin)	2kV HBM
Storage Temperature Range (T _S)	-50°C to +125°C
Input Voltage Range (SDI and DDI)	-0.3 to (VCC_DDI +0.3)V
Input Voltage Range (GPIO2, GPIO3)	-0.3 to (VCC_CORE +0.3)V
Input Voltage Range (\overline{CS} , SDIN, SCLK, VSS, VDD, GPIO0, GPIO1)	-0.3 to (VDD +0.3)V
Solder Reflow Temperature	260°C

Note: Absolute Maximum Ratings are those values beyond which damage may occur. Functional operation outside of the ranges shown in the AC/DC electrical characteristics tables is not guaranteed.

2.2 DC Electrical Characteristics

Table 2-2: DC Electrical Characteristics

$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$, unless otherwise shown.

Parameter	Symbol	Conditions	Min	Typ	Max	Units	Notes
Supply Voltage	VCC_DDI, VCC_CORE, VDD		1.71	1.8	1.89	V	—
Supply Voltage - Output Driver	VCCO_0, VCCO_1		1.14	1.2	1.26	V	—
			1.71	1.8	1.89	V	—
			2.38	2.5	2.63	V	—
Power - Mission Mode (DDO0/DDO0 enabled DDO1/DDO1 disabled)	P _D	VCCO_0 = 1.2V, Output Swing = 400mV _{ppd}	—	405	—	mW	1
		VCCO_0 = 1.8V, Output Swing = 400mV _{ppd}	—	410	—	mW	1
		VCCO_0 = 1.8V, Output Swing = 800mV _{ppd}	—	430	—	mW	1
		VCCO_0 = 2.5V, Output Swing = 400mV _{ppd}	—	420	—	mW	1
		VCCO_0 = 2.5V, Output Swing = 800mV _{ppd}	—	440	—	mW	1
Power - Sleep Mode	P _D	Sleep	—	40	54	mW	—
Supply Current - Trace Driver	I _{CCO_0} , I _{CCO_1}	VCCO = 1.2V, Output Swing = 400mV _{ppd}	—	9	17	mA	1,3
		VCCO = 1.8V, Output Swing = 400mV _{pp}	—	9	17	mA	1,3
		VCCO = 1.8V, Output Swing = 800mV _{pp}	—	18	30	mA	1,3
		VCCO = 2.5V, Output Swing = 400mV _{pp}	—	9	17	mA	1,3
		VCCO = 2.5V, Output Swing = 800mV _{pp}	—	18	30	mA	1,3
		I _{CCO1P8_0} , I _{CCO1P8_1}	Output Swing = 800mV _{pp}	—	25	32	mA

Table 2-2: DC Electrical Characteristics (Continued)T_A = -40°C to +85°C, unless otherwise shown.

Parameter	Symbol	Conditions	Min	Typ	Max	Units	Notes
Supply Current – Analog Core	I _{CC_CORE}	CDR Locked to Rate	—	124	142	mA	—
		CDR Unlocked During Rate Search	—	182	208	mA	—
		PRBS Generator Enabled	—	119	140	mA	4,5
		PRBS Checker Enabled	—	55	94	mA	4
		Eye Monitor Enabled	—	50	92	mA	4
Supply Current - Trace and Cable Equalizers	I _{CC_DDI}	SDI and DDI powered up	—	60	90	mA	6
		SDI or DDI powered up	—	55	75	mA	7
Supply Current - Digital Logic	I _{DD}		—	15	19	mA	—
DDI Input Termination		Differential	—	100	—	Ω	—
SDI Input Termination		Between SDI and GND	—	75	—	Ω	—
DDI Input Common Mode Voltage	V _{CMIN}		0.94	—	2.525	V	8
DDO Output Common Mode Voltage	V _{CMOUT}	—	—	$\frac{V_{CCO} - \Delta V_{DDO}}{2}$	—		2
DDO Output Termination		Differential	—	100	—	Ω	2
Input Voltage - Digital Pins (CS, SDIN, SCLK, GPIO[0:1])	V _{IH}		0.65* VDD	—	VDD	V	—
	V _{IL}		0	—	0.35* VDD	V	—
Input Voltage - Digital Pins (GPIO[2:3])	V _{IH}		0.65* VCC_CORE	—	VCC_CORE	V	—
	V _{IL}		0	—	0.35* VCC_CORE	V	—
Output Voltage - Digital Pins (SDOUT, GPIO[0:1])	V _{OH}	I _{OH} = -5mA	VDD - 0.45	—	—	V	—
	V _{OL}	I _{OL} = +5mA	—	—	0.45	V	—

Table 2-2: DC Electrical Characteristics (Continued)

T_A = -40°C to +85°C, unless otherwise shown.

Parameter	Symbol	Conditions	Min	Typ	Max	Units	Notes
Output Voltage - Digital Pins (GPIO[2:3])	V _{OH}	I _{OH} = -5mA	VCC_CORE - 0.45	—	—	V	—
	V _{OL}	I _{OL} = +5mA	—	—	0.45	V	—

Notes:

1. Pre-emphasis is disabled.
2. Applies to both DDO0 and DDO1.
3. The specifications provided are per symbol, not a combined value.
4. Current listed is an increase to ICC_CORE when stated condition is true.
5. Selected clock source = VCO free running.
6. Default register settings and signal applied to both inputs, or with the following parameters settings applied:
 - CTRL_STANDBY_CD_POWERDOWN = 0
7. Default register settings and signal applied to only one input.
8. 0.94V is when trace EQ is DC coupled to upstream driver running 1.2V supply, and 2.525V is when trace EQ is DC coupled to upstream driver running from 2.5V supply.

2.3 AC Electrical Characteristics

Table 2-3: AC Electrical Characteristics

VCC_DDI, VCC_CORE, VDD = 1.8V ±5% and VCCO_0, VCCO_1 = +1.2/1.8/2.5V ±5%, T_A = -40°C to +85°C, unless otherwise shown.

Parameter	Symbol	Conditions	Min	Typ	Max	Units	Notes
Common Characteristics (Applicable to Both Inputs)							
Serial Input Data Rate	DR _{DDI}	—	0.001	—	11.88	Gb/s	11
Differential Output Voltage Swing	ΔV_{DDO}	200mV	150	200	250	mV _{ppd}	8
		800mV	600	800	1000	mV _{ppd}	9
DDO/DDO Rise/Fall Time	t _{riseDDO1} , t _{fallDDO1}	All rates	—	—	40	ps	4, 10
DDO/DDO Mismatch in Rise/Fall Time	—	—	—	—	8	ps	4, 10
DDO/DDO Duty Cycle Distortion	—	—	—	—	10	ps	4, 10
Switching Time	—	Host Interface mode - Strobed	—	—	100	ns	—
		Pin mode	—	—	100	ns	—
PLL Loop Bandwidth	BW _{LOOP(125Mb/s)}	Setting 0.0625x	—	10	—	kHz	2
		Setting 0.125x	—	20	—	kHz	2
		Setting 0.25x	—	38	—	kHz	2
		Setting 0.5x (Default)	—	76	—	kHz	2
		Setting 1.0x	—	150	—	kHz	2
	BW _{LOOP(270Mb/s)}	Setting 0.0625x	—	20	—	kHz	2
		Setting 0.125x	—	40	—	kHz	2
		Setting 0.25x	—	80	—	kHz	2
		Setting 0.5x	—	160	—	kHz	2
		Setting 1.0x (Default)	—	316	—	kHz	2
	BW _{LOOP(1.485Gb/s)}	Setting 0.0625x	—	110	—	kHz	2
		Setting 0.125x	—	220	—	kHz	2
		Setting 0.25x	—	440	—	kHz	2
		Setting 0.5x (Default)	—	876	—	kHz	2
		Setting 1.0x	—	1750	—	kHz	2
	BW _{LOOP(2.97Gb/s)}	Setting 0.0625x	—	220	—	kHz	2
		Setting 0.125x	—	440	—	kHz	2
		Setting 0.25x	—	880	—	kHz	2
		Setting 0.5x (Default)	—	1.76	—	MHz	2
		Setting 1.0x	—	3.5	—	MHz	2
	BW _{LOOP(5.94Gb/s)}	Setting 0.0625x	—	440	—	kHz	2
		Setting 0.125x	—	880	—	kHz	2
		Setting 0.25x	—	1.76	—	MHz	2
		Setting 0.5x (Default)	—	3.5	—	MHz	2
Setting 1.0x		—	7	—	MHz	2	

Table 2-3: AC Electrical Characteristics (Continued)

VCC_DDI, VCC_CORE, VDD = 1.8V ±5% and VCCO_0, VCCO_1 = +1.2/1.8/2.5V ±5%, T_A = -40°C to +85°C, unless otherwise shown.

Parameter	Symbol	Conditions	Min	Typ	Max	Units	Notes
PLL Loop Bandwidth (Continued)	BW _{LOOP(11.88Gb/s)}	Setting 0.0625x	—	880	—	kHz	2
		Setting 0.125x	—	1.76	—	MHz	2
		Setting 0.25x	—	3.5	—	MHz	2
		Setting 0.5x (Default)	—	7	—	MHz	2
		Setting 1.0x	—	14	—	MHz	2
	BW _{LOOP(10.3125Gb/s)}	Setting 0.0625x	—	880	—	kHz	2
		Setting 0.125x	—	1.76	—	MHz	2
		Setting 0.25x	—	3.5	—	MHz	2
		Setting 0.5x (Default)	—	7	—	MHz	2
		Setting 1.0x	—	14	—	MHz	2
Cable Equalizer Input (SDI) Characteristics							
Input Voltage Swing	V _{SDI}	—	720	800	880	mV _{pp}	12
Intrinsic Input Jitter Tolerance	IIJT	12G	0.7	0.85	—	UI	—
		MADI/SD/HD/3G/6G	0.8	0.95	—	UI	—
PLL Lock Time—Asynchronous	t _{ALOCK}	—	—	75	—	ms	3
PLL Lock Time—Synchronous	t _{SLOCK}	SD	—	—	10	μs	3
		HD/3G/UHD	—	—	2	μs	3
Input Return Loss	—	5MHz to 1.485GHz	—	—	-17	dB	14
		1.485GHz to 2.97GHz	—	—	-12	dB	14
		2.97GHz to 5.94GHz	—	—	-8	dB	14
		5.94GHz to 11.88GHz	—	—	-5	dB	14
Serial Data Output Jitter DDO0, $\overline{\text{DDO0}}$ DDO1, $\overline{\text{DDO1}}$	t _{OJ(125Mb/s)}	450m	—	0.01	0.05	UI _{pp}	1,15
	t _{OJ(270Mb/s)}	450m	—	0.05	0.2	UI _{pp}	1,15
	t _{OJ(270Mb/s)}	400m	—	0.05	0.1	UI _{pp}	1,15
	t _{OJ(1.485Gb/s)}	260m	—	0.03	0.1	UI _{pp}	1,15
	t _{OJ(2.97Gb/s)}	190m	—	0.05	0.1	UI _{pp}	1,15
	t _{OJ(5.94Gb/s)}	100m	—	0.07	0.15	UI _{pp}	1,15
	t _{OJ(11.88Gb/s)}	80m	—	0.07	0.15	UI _{pp}	1,15
Trace Equalizer Input (DDI) Characteristics							
Input Voltage Swing	ΔV _{DDI}	—	200	—	800	mV _{ppd}	13
Loss Compensation (Input Trace Equalization)	—	12G	—	20	—	Inches	6
		10G	—	20	—	Inches	6
		6G	—	30	—	Inches	6
		3G	—	30	—	Inches	6
		HD	—	60	—	Inches	6
		SD	—	60	—	Inches	6
		MADI	—	60	—	Inches	6
Intrinsic Input Jitter Tolerance Square Wave Modulation	IIJT	12G/10G	0.7	0.85	—	UI	—
		MADI/SD/HD/3G/6G	0.8	0.95	—	UI	—

Table 2-3: AC Electrical Characteristics (Continued)VCC_DDI, VCC_CORE, VDD = 1.8V ±5% and VCCO_0, VCCO_1 = +1.2/1.8/2.5V ±5%, T_A = -40°C to +85°C, unless otherwise shown.

Parameter	Symbol	Conditions	Min	Typ	Max	Units	Notes
PLL Lock Time – Asynchronous	t _{ALOCK}	All rates enabled, except MADI and 10G.	—	16.7	—	ms	3
		All rates enabled, except MADI.	—	21	—	ms	3
		All rates enabled, except 10G.	—	32	—	ms	3
PLL Lock Time – Synchronous	t _{SLOCK}	SD	—	10	—	µs	3
		HD/3G/6G/10G/12G	—	2	—	µs	3
Serial Data Output Jitter (DDO/DDO)	t _{OJ(125Mb/s)}	BW = default, Pattern = PRBS	—	0.015	0.08	U _{Ipp}	1, 4, 7
	t _{OJ(270Mb/s)}		—	0.02	0.08	U _{Ipp}	1, 4, 7
	t _{OJ(1.485Gb/s)}		—	0.02	0.08	U _{Ipp}	1, 4, 7
	t _{OJ(2.97Gb/s)}		—	0.03	0.08	U _{Ipp}	1, 4, 7
	t _{OJ(5.94Gb/s)}		—	0.03	0.1	U _{Ipp}	1, 4, 7
	t _{OJ(10.3125Gb/s)}		—	0.10	0.18	U _{Ipp}	1, 4, 7
	t _{OJ(11.88Gb/s)}		—	0.09	0.16	U _{Ipp}	1, 4, 7
	t _{OJ(Bypass)}	—	0.13	0.2	U _{Ipp}	1, 4, 5	

Notes:

1. Measured using a clean input source.
2. Please see [PLL_LOOP_BANDWIDTH_0](#) for the full range of loop bandwidth settings.
3. Please see [Section 4.4.3.1](#) for further definition of Synchronous and Asynchronous Lock Time.
4. This specification applies to DDO0/DDO0 and DDO1/DDO1.
5. For 12G and minimum trace loss.
6. Trace insertion loss was measured with FR4 material with 7 mil stripline traces using a PRBS23 signal.
7. Measured under minimal trace loss conditions.
8. Output Driver setting of 8.
9. Output Driver setting of 36.
10. Rise/fall time was measured between 80% and 20%.
11. When using SDI as the selected input, the rise/fall time of signals at the source should not be more than 62ns.
12. Default value for CFG_CEQ_INPUT_LAUNCH_SWING_COMP parameter in control register 18_h. The default parameter value is 80_d(50_h).
13. Stated minimum and maximum voltage levels at the input pins.
14. Values achieved with Semtech evaluation board and connector.
15. Max jitter occurs at the maximum cable length.

Note: For GSPI Timing see [Table 4-12: GSPI Timing Parameters](#).

3. Input/Output Circuits




Figure 3-1: DDI/DD̄I




Figure 3-2: SDI/SDI_TERM




Figure 3-3: SDIN, SCLK




Figure 3-4: CS̄






Figure 3-5: SDOUT



Note: VCC_IO makes reference to the following power supplies and pins:
 VCC_IO = VDD for GPIO[0:1]
 VCC_IO = VCC_CORE for GPIO[2:3]

Figure 3-6: GPIO[0:3]



Note: The <n> in VCCO_<n> refers to the output power supply number. VCCO_1 is the power supply connection for DDO1/DDO1, and VCCO_0 is the power supply connection for DDO0/DDO0.

Figure 3-7: DDO1/DDO1 and DDO0/DDO0

4. Detailed Description

4.1 Device Description

The GS12142 is a dual input/output SMPTE compliant equalizer. It includes both a 75Ω single ended input with integrated cable equalizer, as well as a 100Ω differential input with integrated trace equalizer. The Cable Equalizer input (SDI) can equalize up to 80m of Belden 1694A cable at 12G. The Trace Equalizer input (DDI) has offset correction and boost control, which can compensate for 17dB of insertion loss at 5.94GHz. The device includes a CDR which will lock to and retime valid SMPTE and 10GbE signals to produce extremely low output jitter, even at extended trace and cable lengths. The CDR has extensive loop bandwidth controls to enable jitter transfer optimization. To facilitate system testing, the device also includes a 3D eye monitor, PRBS7 checker, and a PRBS7 generator. The two trace drivers have independent amplitude and pre-emphasis control which can compensate for 14dB of insertion loss at 5.94GHz. The pre-emphasis control is two dimensional in both output drivers, where both pre-emphasis pulse amplitude and width adjustments can be made to help optimize for interconnect mismatches such as vias and connectors.

4.2 Device Inputs

4.2.1 Input Selection

There are three input selection modes on the GS12142. They are as follows:

- 1) Host Interface mode – immediate (default).
- 2) Host Interface mode – strobed.
- 3) Pin mode.

Note: The following notes are applicable to [Section 4.2.1](#).

- The <n> in the control parameter names refers to the input/GPIO pin number.
- The parameters referred to within this section are linked to their respective registers in [Table 4-1](#). For a complete list of registers and functions, see [Section 5](#).

The use and functions of the input selection modes are described below:

Mode 1 — Host Interface mode – immediate (default).

This mode is selected by default, or by setting parameter **CTRL_INPUT_SEL_MODE** = 1. In this mode, the required input can be immediately selected by writing the appropriate value to the **CTRL_INPUT_SEL** control parameter. The device is set to select DDI by default.

Mode 2— Host Interface mode – strobed.

If the system (such as a router) uses a strobe signal to simultaneously switch multiple devices, this second control mode can be used (Host Interface mode – strobed).

To use this method, follow the steps below:

- 1) Determine which GPIO pin is routed to the strobe line.
- 2) Configure the GPIO as an input by writing 0_h to **CFG_GPIO<n>_OUTPUT_ENA**.
- 3) Configure the GPIO function as an “Input Select Strobe”, by writing 88_h to **CFG_GPIO<n>_FUNCTION**.
- 4) Select the “Host Interface mode - strobed mode”, by writing 3_h to parameter **CTRL_INPUT_SEL_MODE**.
- 5) Set which input will be selected when the configured GPIO pin is strobed by configuring **CTRL_INPUT_SEL** control parameter to the required input number.

Mode 3— Pin mode.

This mode uses a GPIO pin to actively switch between inputs.

To use this method, follow the steps below:

- 1) Put the device in pin control mode by writing 0_h to parameter **CTRL_INPUT_SEL_MODE**.
- 2) Configure a GPIO as an input by writing 0_h to the **CFG_GPIO<n>_OUTPUT_ENA**.
- 3) Configure the GPIO function as an “Input Select”, by writing 87_h to **CFG_GPIO<n>_FUNCTION**.
- 4) Once complete the selected input will be SDI when this pin is driven HIGH, and DDI when the pin is driven LOW.

Table 4-1: Input Selection Parameters

Register Address _h and Name	Parameter Name	Description
14, INPUT_SELECT_CTRL	CTRL_INPUT_SEL_MODE	Sets the device input selection mode.
14, INPUT_SELECT_CTRL	CTRL_INPUT_SEL	Selects between DDI and SDI as the active input when the CTRL_INPUT_SEL_MODE is set to Host Interface Control Mode or Strobed Mode.
10, GPIO0_CFG	CFG_GPIO0_FUNCTION	Selects the function of GPIO0.
10, GPIO0_CFG	CFG_GPIO0_OUTPUT_ENA	Select whether GPIO0 is an input or an output.

4.2.1.1 Standby Input Control

By default, the standby input (unselected input) has its carrier detection circuit powered down for power savings.

The GS12142 allows for manual control of the standby input carrier detection circuit to allow the host to report if an active signal is present at the standby input or not.

To enable this function, set the **CTRL_STANDBY_CD_POWERDOWN** parameter, located in register 14_h, LOW.

Once **CTRL_STANDBY_CD_POWERDOWN** =0, the host can then report on the status parameter **STAT_STANDBY_PRI_CD** located in Register 86_h.

Note: **STAT_STANDBY_PRI_CD** is only valid if **CTRL_STANDBY_CD_POWERDOWN** = 0.

4.2.2 Cable Equalizer (SDI)

The cable equalizer input can automatically adjust its gain to equalize and restore SMPTE compliant signals received over different lengths of coaxial cable having loss characteristics similar to Belden 8281 or 1694A. With the default settings, the device will automatically equalize MAD1 at 125Mb/s and most common SMPTE compliant signal between SD at 270Mb/s and UHD-SDI at 11.88Gb/s and bypass signals below 125Mb/s.

The cable equalizer features programmable Launch Swing Compensation, squelch threshold adjust, and bypass, all of which can be set through the device's host interface. The equalized or bypassed signal is then routed to the eye monitor and serial digital re-timer (CDR) block.

Note: Section 4.2.2 to Section 4.2.2.3.2 are only applicable to the Cable Equalizer input (SDI).

4.2.2.1 Cable Equalizer Bypass

With the default settings, the device will automatically bypass signals below 125Mb/s. During cable equalizer-bypass mode, the device supports low data rate and slow edge signals such as SMPTE310 and AES3id. The rise/fall times must not exceed 62ns. While in cable equalizer bypass mode, signal will not be re-timed by the CDR block.

To force the device to bypass the cable equalizer, DC restoration stage, and CDR, the following two methods can be used:

Host Interface Control:

Set the following parameters in register 17_h

- **CTRL_CEQ_AUTO_BYPASS** = 0
- **CTRL_CEQ_MANUAL_BYPASS** = 1

GPIO Control:

1. Configure a GPIO as an input by writing 0_h to the **CFG_GPIO<n>_OUTPUT_ENA**.
2. Configure the GPIO function as "cable equalizer bypass enable," by writing 84_h to **CFG_GPIO<n>_FUNCTION**.
3. Drive the selected GPIO pin HIGH.

Note: The <n> in the control parameter names refer to the GPIO pin number.

4.2.2.2 Upstream Launch Swing Compensation

The cable equalizer input has an automatic gain control circuit, that is optimized on the assumption that the trace driver in the upstream device is SMPTE compliant and has a launch swing of $800\text{mV}_{\text{pp}} \pm 10\%$. When the source amplitude is known to be non-SMPTE compliant, a compensation adjustment can be made in the cable equalizer. The cable equalizer input can adjust for launch swings in the range of 250mV to 1V in approximately 50mV_{ppd} increments. Upstream launch swing compensation can be adjusted through the **CFG_EQ_INPUT_LAUNCH_SWING_COMP** parameter in control register 18_h. The default parameter value is 80_d (50_h), which corresponds to a nominal launch swing of $800\text{mV}_{\text{ppd}}$.

4.2.2.3 Carrier Detect, Squelch Control, and Loss of Signal

The cable equalizer input has highly configurable carrier detection and squelching capability. The carrier detection can be made more robust against spurious signals and noise at the inputs and the squelch control can be configured and enabled to reduce false outputs to low level signals such as crosstalk.

The cable equalizer input reports two separate carrier detect parameters—**STAT_PRI_CD** and **STAT_SEC_CD**. They are described in [Section 4.2.2.3.1](#) and [Section 4.2.2.3.2](#) respectively.

Note: The parameters referred to within [Section 4.2.2.3](#) to [Section 4.2.2.3.2](#) are linked to their respective registers in [Table 4-2](#).

4.2.2.3.1 Primary Carrier Detection (STAT_PRI_CD) Configuration

The cable equalizer primary carrier detection (**STAT_PRI_CD**) can be configured for higher stability by filtering out longer transients or glitches. This can be achieved by increasing the sampling window over which the signal is sampled and the number of samples required to assert or de-assert it.

There are three configuration parameters that control assertion or de-assertion of **STAT_PRI_CD**:

- ◆ **CFG_CD_FILTER_SAMPLE_WIN**
- ◆ **CFG_FILTER_DEASSERT_CNT**
- ◆ **CFG_CD_FILTER_ASSERT_CNT**

See [Figure 4-1](#) for a visual representation of the **STAT_PRI_CD** configuration parameters.

With the default values in place:

- ◆ An assertion (setting HIGH) of **STAT_PRI_CD** will take place after a valid signal is present for ~6.5ms
- ◆ A de-assertion (setting LOW) of **STAT_PRI_CD** will take place after loss of a valid signal for ~96 μ s


If the application requires any adjustment of the sampling window, assertion count, or de-assertion count, please consult the following equations to calculate the associated time to assert or de-assert **STAT_PRI_CD**.

STAT_PRI_CD de-assert time:

- ♦ $(1.6\mu s) * (CFG_CD_FILTER_SAMPLE_WIN + 1) * CFG_CD_FILTER_DEASSERT_CNT$

STAT_PRI_CD assert time:

- ♦ $(1.6\mu s) * (CFG_CD_FILTER_SAMPLE_WIN + 1) * CFG_CD_FILTER_ASSERT_CNT$



*Note: The threshold that determines a validity of a signal within a sampling window is configured at the factory and can not be adjusted.

Figure 4-1: STAT_PRI_CD Configuration Parameters

4.2.2.3.2 Secondary Carrier Detection (STAT_SEC_CD) Configuration

The secondary carrier detection signal acts as an additional carrier detection for the cable equalizer which can be further filtered through squelch controls. It also serves as the control signal for Mute on LOS (Loss Of Signal) and Disable on LOS. Please refer to [Section 4.8.5](#) to [Section 4.8.5.2](#) for further information on this.

If the application requires the use of squelch settings, start by setting the following:

- ♦ **CFG_SEC_CD_INCL_CLI_SQUELCH = 1**

Once this parameter is set, the device will apply squelch based off of the settings found within the following parameters:

- ♦ **CFG_CLI_SQUELCH_THRESHOLD**
- ♦ **CFG_CLI_SQUELCH_HYSTERESIS**

The device will use these parameters to determine squelch status and set that within **STAT_CLI_SQUELCH**. Based off of this, secondary carrier detection can be described as:

- ♦ **STAT_SEC_CD = inverse of (STAT_CLI_SQUELCH & STAT_PRI_CD).**

To help detail how the device determines the state of Squelch, we define the following variables:

- ♦ CLI = STAT_CABLE_LEN_INDICATION
- ♦ THR = CFG_CLI_SQUELCH_THRESHOLD
- ♦ HYS = CFG_CLI_SQUELCH_HYSTERESIS
- ♦ SQL = STAT_CLI_SQUELCH

The following rules define the state of SQL. **Note:** If the cable equalizer is in bypass (**STAT_CEQ_BYPASS** = 1), the device will set SQL to 0.

- ♦ If $CLI > (THR + HYS)$, the device will set SQL to 1, otherwise:
- ♦ If $CLI < (THR - HYS)$, the device will set SQL to 0, otherwise:
- ♦ If $CLI \geq (THR - HYS)$ and $CLI \leq (THR + HYS)$, SQL remains unchanged
- ♦ If $SQL = 1$, the device will not indicate lock and the trace driver state will be defined by output state control parameters settings, see [Section 4.8.5](#) for more details

Table 4-2: Cable Equalizer Status and Configuration Parameters

Register Address _h and Name	Parameter Name	Parameter Description
15, CARR_DET_CFG	CFG_SEC_CD_INCL_CLI_SQUELCH	Enables or disables squelch control.
16, SQUELCH_PARAMETERS	CFG_CLI_SQUELCH_THRESHOLD	Used to tune the squelch threshold based on the tolerance requirements of the application.
	CFG_CLI_SQUELCH_HYSTERESIS	Used to tune the squelch hysteresis based on the tolerance requirements of the application.
20, CD_FILTER_DELAYS_0	CFG_CD_FILTER_SAMPLE_WIN	Primary carrier detect sampling window size.
21, CD_FILTER_DELAYS_1	CFG_CD_FILTER_DEASSERT_CNT	Primary carrier detect de-assertion count.
22, CD_FILTER_DELAYS_2	CFG_CD_FILTER_ASSERT_CNT	Primary carrier detect assertion count.
84, STICKY_COUNTS_0	STAT_CNT_PRI_CD_CHANGES	A counter showing the number of times the primary Carrier Detect signal changed.
	STAT_CNT_SEC_CD_CHANGES	A counter showing the number of times the secondary Carrier Detect signal changed.
86, CURRENT_STATUS_0	STAT_CLI_SQUELCH	Cable equalizer Squelch status.
87, CURRENT_STATUS_1	STAT_PRI_CD	Primary filtered carrier detect of the analog carrier detect signal.
	STAT_SEC_CD	Secondary filtered carrier detect of the analog carrier detect signal.
88, EQ_GAIN_IND	STAT_CABLE_LEN_INDICATION	SDI cable length indicator.

4.2.3 Trace Equalizer Input (DDI)

The trace equalizer input features a differential input buffer with 100Ω differential input termination, with the ability to be configured to compensate for up to 20" of 7-mil stripline of FR4 at 11.88Gb/s and up to 30" at 3Gb/s.

The trace equalizer input can be either DC-coupled or AC-coupled and is capable of operation with any binary coded signal that between 1Mb/s and 11.88Gb/s.

The trace equalizer input circuit is compatible with industry standard CML differential transmitters when DC coupled using industry standard 100Ω differential termination circuitry.

The trace equalizer input also includes an automatic input offset compensation circuit. This reduces offset-induced data jitter in the link due to asymmetric performance of upstream differential drivers. The input offset compensation circuit also improves the input sensitivity of the trace equalizer.

Note: When working with the Trace Equalizer input, note the following:

- The parameters referred to within [Section 4.2.3.1](#) to [Section 4.2.3.2](#) are linked to their respective registers in [Table 4-3](#). For a complete list of registers and functions, see [Section 5](#).
- [Section 4.2.3](#) to [Section 4.2.3.2](#) are only applicable to the Trace Equalizer input (DDI).

4.2.3.1 Input Trace Equalizer

The trace equalizer input can compensate for up to 17dB of insertion loss at 5.94GHz in 8 increments, which can be adjusted through the **CFG_TREQ0_BOOST** parameter. The default value of **CFG_TREQ0_BOOST** is (2_h). Refer to [Figure 4-2](#) for recommended boost settings.




Figure 4-2: GS12142 Trace EQ Boost Setting Recommendation

By default at power up or after system reset, the trace equalizer input is configured to compensate for up to 3" of 7-mil stripline in FR4 material at high frequencies.

Note: If using input trace lengths longer than 5", use an upstream launch swing of ~ 800mV_{ppd}.

4.2.3.2 Carrier Detect, and Loss of Signal

The trace equalizer input has a highly configurable Carrier Detection mechanism that allows the system designer to optimize the sensitivity and hysteresis of the Carrier Detection mechanism to meet specific system requirements.

Default settings should satisfy most applications; however, designers can modify the following three parameters to customize the trace equalizer's carrier detection for their application:

- **CFG_TREQ0_CD_BOOST**
- **CFG_TREQ0_CD_ASSERT_THRESH**
- **CFG_TREQ0_CD_DEASSERT_THRESH**

The trace equalizer Carrier Detect is reported by status parameter **STAT_PRI_CD** in register 87_h.

The first CD control parameter is **CFG_TREQ0_CD_BOOST** in register 1E_h. This parameter determines the method and therefore the level of equalization to be used on the input signal routed to the Carrier Detection sub-block. The default value is 0_b, which maximizes the level of equalization. Alternatively, the designer can choose to have this signal equalized at the same level as the main signal routed to the CDR by setting **CFG_TREQ0_CD_BOOST** to 1_b. The setting of this parameter has no impact on the main signal routed to the CDR.

The last two CD control parameters can be found in register 1F_h. Parameters **CFG_TREQ0_CD_ASSERT_THRESH** and **CFG_TREQ0_CD_DEASSERT_THRESH** set the Carrier Detect assert and de-assert thresholds to the input signal, which also defines the hysteresis of CD signal.

The default values of **CFG_TREQ0_CD_ASSERT_THRESH** and **CFG_TREQ0_CD_DEASSERT_THRESH** are 4_d and 3_d respectively. With the default settings, the minimum launch swing needed to assert the carrier detect is 200mV and it will be de-asserted when the signal level falls below 150mV.

The **STAT_PRI_CD** (Carrier Detect) parameter will be set to 0_b and the LOS will be set to 1_b whenever a new signal at the input does not exceed the assert threshold, or an existing signal falls below the de-assert threshold. The result is that the device will not indicate lock, and the outputs will mute (assuming Mute on LOS is left to its default value in the **CONTROL_OUTPUT_MUTE** register (49_h). See [Section 4.8.5](#) for more details.

Given a differential input trace with 17dB of insertion loss at 5.94GHz and **CFG_TREQ0_CD_BOOST** = 0_b, [Figure 4-3](#) illustrates the relationship between launch swing voltage, and minimum threshold setting to assert or de-asset Carrier Detect at all rates up to threshold setting at 11.88Gb/s.




Figure 4-3: Input Voltage Vs. Carrier Detect Threshold Setting

Table 4-3: Trace Equalizer Configuration and Status Parameters

Register Address _h and Name	Parameter Name	Description
1F, TREQ0_CD_HYSTERESIS	CFG_TREQ0_CD_DEASSERT_THRESH	Sets the Carrier Detect de-assert threshold.
	CFG_TREQ0_CD_ASSERT_THRESH	Sets the Carrier Detect assert threshold.
1E, TREQ0_INPUT_BOOST	CFG_TREQ0_CD_BOOST	Selects the boost method of the CD signal.
	CFG_TREQ0_BOOST	Sets the Trace Equalizer boost level.
84, STICKY_COUNTS_0	STAT_CNT_PRI_CD_CHANGES	A counter showing the number of times the primary Carrier Detect signal changed.
87, CURRENT_STATUS_1	STAT_PRI_CD	Primary carrier detection status.

4.3 Sleep Mode

To enable low power operation, the GS12142 has manual and automatic sleep mode control.

The default mode is automatic sleep mode on LOS (Loss of signal) at the selected input. The device can also be manually put into sleep mode. When the device is in sleep mode, all the core blocks are powered-down, except the host interface and carrier detect circuits. The trace drivers can be configured to be disabled or muted during sleep.

The **CTRL_AUTO_SLEEP** and **CTRL_MANUAL_SLEEP** parameters in register 3_h, control the sleep mode of the device. The default value of the **CTRL_AUTO_SLEEP** parameter is 1_b (auto sleep). While in auto sleep mode, the **CTRL_MANUAL_SLEEP** parameter has no effect. To enable host control of the sleep mode, set the **CTRL_AUTO_SLEEP** parameter to 0_b manual sleep control. To prevent the device from entering sleep, set the **CTRL_MANUAL_SLEEP** parameter to 0_b (not sleep). To manually configure the device to sleep, set the **CTRL_MANUAL_SLEEP** parameter to 1_b (sleep).

The device can also be manually made to sleep through the GPIO pins. To configure one of the GPIO pins to control the sleep mode of the device, please see the following steps:

1. Configure a GPIO as an input by writing 0_h to the **CFG_GPIO<n>_OUTPUT_ENA**.
2. Configure the GPIO function as "Sleep control," by writing 86_h to **CFG_GPIO<n>_FUNCTION**.
3. Drive the selected GPIO pin HIGH to place the device into sleep mode, and LOW to disable sleep mode.

Note: The <n> in the control parameter names refer to the GPIO pin number.

If the device's PRBS generator is intended to be used without a valid input signal, the device should be manually set to not sleep as described above. Without a valid input signal, a LOS status will be generated and the device will enter sleep mode and the PRBS block will be disabled. See [Section 4.7](#) for further details. For a description of LOS thresholds and settings, see [Section 4.2.3.2](#).

4.4 Serial Digital Re-timer (CDR)

The GS12142 includes an integrated CDR, whose purpose is to lock to a valid incoming signal from the selected input and produce a lower jitter signal at the trace driver outputs. The CDR has the ability to lock to any of the following data rates: MADI (125Mb/s), SD-SDI (270Mb/s), HD-SDI (1.485Gb/s), 3G-SDI (2.97Gb/s), 6G-SDI (5.94Gb/s), 12G-SDI (11.88Gb/s), and 10GbE (10.3125Gb/s). This includes the f/1.001 rates. The default settings of the re-timer block are optimal for most applications. However, the following controls allow the user to customize the behaviour of the re-timer: loop bandwidth control, Automatic and Manual Rate Detection.

Note: The parameters referred to within [Section 4.4.1](#) to [Section 4.4.3.1](#) are linked to their respective registers in [Table 4-5](#). For a complete list of registers and functions, please see [Section 5](#).

4.4.1 PLL Loop Bandwidth Control

The ratio of output peak-to-peak jitter to input peak-to-peak jitter of the CDR can be represented by a low-pass jitter transfer function, with a bandwidth equal to the PLL loop bandwidth. Although the default loop bandwidth settings for the GS12142 CDR are ideal for most SDI signals, the GS12142 allows the user to adjust the loop bandwidth for each MADI, 10G, and SMPTE compliant rate.

Registers 0A_h through 0D_h contain the following parameters which allow the user to configure rate dependent loop bandwidth: **CFG_PLL_LBW_12G**, **CFG_PLL_LBW_10G**, **CFG_PLL_LBW_6G**, **CFG_PLL_LBW_3G**, **CFG_PLL_LBW_HD**, **CFG_PLL_LBW_SD**, and **CFG_PLL_LBW_MADI**. The loop bandwidth settings are defined in terms of ratios of the nominal loop bandwidth. For each rate, where '1.0x' is the nominal loop bandwidth, the following ratios are available: 0.0625x, 0.125x, 0.25x, 0.5x, and 1.0x. [Table 2-3](#) provides the specific loop bandwidths for each data rate and loop bandwidth setting. Lowering the loop bandwidth will lower the jitter amplitude above the loop bandwidth frequency. Although lower output jitter is desirable, the lower loop bandwidth may reduce the device's IJT to very high jitter that may be present outside the loop bandwidth.

4.4.2 Automatic and Manual Rate Detection

When using the Cable Equalizer input (SDI) with the default rate detect settings applied, the CDR will automatically attempt to lock to any of the following data rates: MADI (125Mb/s), SD-SDI (270Mb/s), HD-SDI (1.485Gb/s), 3G-SDI (2.97Gb/s), 6G-SDI (5.94Gb/s), and 12G-SDI (11.88Gb/s). This includes the f/1.001 rates.

When using the Trace Equalizer input (DDI) with the default rate detect settings applied, the CDR will automatically attempt to lock to any of the following data rates: SD-SDI (270Mb/s), HD-SDI (1.485Gb/s), 3G-SDI (2.97Gb/s), 6G-SDI (5.94Gb/s), and 12G-SDI (11.88Gb/s).

The CDR can be configured to only lock to a single rate, by setting the **CFG_AUTO_RATE_DETECT_ENA** and **CFG_MANUAL_RATE** parameters in register 06_h.

In addition to **CFG_MANUAL_RATE**, when using the Trace Equalizer input (DDI) with automatic rate detection enabled (**CFG_AUTO_RATE_DETECT_ENA** = 1), specific rates can be excluded or included from the rate detect list through the **CFG_RATE_ENA_<r>** rate mask parameter in 06_h, where r is the rate to be disabled or enabled. For details on specific settings, please see [Table 5-3: Control Register Descriptions, RATE_DETECT_MODE](#). **Note:** The **CFG_RATE_ENA_<r>** parameter is only applicable to the Trace Equalizer Input (DDI).

The **STAT_LOCK** parameter in register 86_h will indicate that the CDR is locked to the selected input when its value is 1_b and unlocked when its value is 0_b. The lock status can also be monitored externally on any *GPIO* pin, however it is the default mode for *GPIO1*, pin 18. The **STAT_DETECTED_RATE** parameter in register 87_h will indicate the data rate at which the CDR is locked to. A value of 0_d in the **STAT_DETECTED_RATE** parameter indicates that the device is not locked, while values between 1_d and 7_d will indicate that the device is locked to one of the seven available rates between MADI at 125Mb/s and UHD-SDI at 11.88Gb/s.

Table 4-4: Detected Data Rates

STAT_DETECTED_RATE [2:0]	Detected Data Rate
0	Unlocked
1	MADI (125Mb/s)
2	SD (270Mb/s)
3	HD (1.485Gb/s)
4	3G (2.97Gb/s)
5	6G (5.94Gb/s)
6	12G (11.88Gb/s)
7	10 GbE (10.3125Gb/s)

If the CDR cannot lock to any of the valid rates in automatic mode or the selected rate in manual mode, the signal can automatically be bypassed to the output. If the CDR does lock to the incoming signal, the re-timed and bypassed (if manual bypass control enabled) signals are available at the appropriate output. See the [Section 4.8](#) for more details.

4.4.3 Lock Time

4.4.3.1 Synchronous and Asynchronous Lock Time

Synchronous lock time is defined as the time it takes the device to re-lock to an existing signal that has been momentarily interrupted or to a new signal of the same data rate as the previous signal which has been quickly switched in.

Asynchronous lock time is defined as the time it takes the device to lock when a signal is first applied to the serial digital inputs, or when the signal rate changes. The asynchronous and synchronous lock times are defined in [Table 2-3](#).

Note: To ensure synchronous lock times are met, the maximum interruption time of the signal is 10µs for an SD-SDI signal. HD, 3G, 6G, 10GbE, or 12G signals must have a maximum interruption time of 6µs. The new signal, after interruption, must have the same frequency as the original signal but may have an arbitrary phase.

Table 4-5: CDR Control and Status Parameters

Register Address _h and Name	Parameter Name	Description
06, RATE_DETECT_MODE	CFG_AUTO_RATE_DETECT_ENA	Enables or disables the automatic rate detection mode of the CDR.
	CFG_MANUAL_RATE	Select a single rate for CDR rate detection when CFG_AUTO_RATE_DETECT_ENA is 0 _b .
	CFG_RATE_ENA_12G	12G auto rate detection enable
	CFG_RATE_ENA_10G	10G auto rate detection enable
	CFG_RATE_ENA_6G	6G auto rate detection enable
	CFG_RATE_ENA_3G	3G auto rate detection enable
	CFG_RATE_ENA_HD	HD auto rate detection enable
	CFG_RATE_ENA_SD	SD auto rate detection enable
	CFG_RATE_ENA_MADI	MADI auto rate detection enable
0A, PLL_LOOP_BANDWIDTH_0	CFG_PLL_LBW_12G	Configures the Loop Bandwidth for 12G signals.
	CFG_PLL_LBW_6G	Configures the Loop Bandwidth for 6G signals.
0B, PLL_LOOP_BANDWIDTH_1	CFG_PLL_LBW_3G	Configures the Loop Bandwidth for 3G signals.
	CFG_PLL_LBW_HD	Configures the Loop Bandwidth for HD signals.
0C, PLL_LOOP_BANDWIDTH_2	CFG_PLL_LBW_SD	Configures the Loop Bandwidth for SD signals.
	CFG_PLL_LBW_MADI	Configures the Loop Bandwidth for MADI signals.
0D, PLL_LOOP_BANDWIDTH_3	CFG_PLL_LBW_10G	Configures the Loop Bandwidth for 10G signals.

Table 4-5: CDR Control and Status Parameters (Continued)

Register Address _h and Name	Parameter Name	Description
11, GPIO1_CFG	CFG_GPIO1_FUNCTION	Sets the function of GPIO1.
	CFG_GPIO1_OUTPUT_ENA	Sets the GPIO pin as either an output or an input.
85, STICKY_COUNTS_1	STAT_CNT_PLL_LOCK_CHANGES	Counter showing the number of times the PLL lock status changed.
	STAT_CNT_RATE_CHANGES	Counter showing the number of times the PLL lock rate changed.
86, CURRENT_STATUS_0	STAT_LOCK	The status of the PLL. Locked, or unlocked.
87, CURRENT_STATUS_1	STAT_DETECTED_RATE	The rate at which the PLL is locked to.

4.5 PRBS Checker

The GS12142 includes an integrated PRBS checker, which can error check a PRBS7 signal at the selected input.

There are two modes of operation for the PRBS checker:

- Timed Mode: Used for precise measurements of up to ~3.334s.
 - ♦ In timed mode, the host sets the measurement time and executes the checker operation. The device ends the PRBS error check measurement when the timer expires, and the host reads back the measurement status and error count.
- Continuous Mode: Can be used for longer measurements but with less precision in the time interval.
 - ♦ In continuous mode, the host controls the starts and stops of the PRBS error checking operation then reads back the measurement status and error count.

Note: When working with the PRBS Checker, note the following:

- The parameters referred to in [Section 4.5.1](#) to [Section 4.5.2](#) are briefly described and linked to their respective registers in [Table 4-6](#). For a complete list of registers and functions, please see [Section 5](#).
- The PRBS generator and checker can be active at the same time, however, the generator can not be looped back on itself for error checking.
- Once the PRBS checker is initialized, it will perform its measurement on the actively selected input. See [Section 4.2.1](#) for details on input selection.

4.5.1 Timed PRBS Check Measurement Procedure

For applications where measurement times are ~3.34s or less, the timed PRBS check mode is the most suitable. Alternatively, to achieve precise timing for lower BER signals, the timed PRBS check measurement can be repeated by the host and the total measurement time and error count is determined by summing the individual measurements.

In timed mode, the host sets the total measurement time by setting the **CFG_PRBS_CHECK_PREDIVIDER** and the **CFG_PRBS_CHECK_MEAS_TIME** parameters to the required values to achieve the total measurement time required by the application.

To perform a timed PRBS measurement, please complete the following steps:

- 1) Set the appropriate settings within **CFG_PRBS_CHECK_PREDIVIDER** and **CFG_PRBS_CHECK_MEAS_TIME** to achieve the total measurement time required by the application. The TMT (total measurement time) is determined by the following equation:

$$\text{TMT} = \text{CFG_PRBS_CHECK_PREDIVIDER} * (\text{CFG_PRBS_CHECK_MEAS_TIME} * 256 + 1) * (1/40\text{MHz})$$

Note: Using the default **CFG_PRBS_CHECK_PREDIVIDER** setting of 0 (pre-divider = 4) and **CFG_PRBS_CHECK_MEAS_TIME** setting of 3 (MEAS_TIME = 3), the TMT (total measurement time) is ~77µs per measurement.

- 2) Follow the steps outlined in [Figure 4-4: Timed PRBS Check Flow](#).

4.5.2 Continuous PRBS Check Measurement Procedure

As previously mentioned, the maximum measurement time for a timed PRBS error measurement is ~3.35 seconds. For links with very low error rates, this time is insufficient to capture an adequate number of errors. For these situations, the continuous PRBS check measurement is more appropriate.

In continuous PRBS measurement mode, the measurement can run as long as required (assuming the device remains locked) to ensure the BER test level is met.

To perform a continuous PRBS measurement, please follow the steps outlined in the flowchart found within [Figure 4-5: Continuous PRBS Check Flow](#).

Table 4-6: PRBS Checker Parameter Description

Register Address _h and Name	Parameter Name	Description
50, PRBS_CHK_CFG	CFG_PRBS_CHECK_PREDIVIDER	Selects pre-divider for PRBS check measurement timer.
	CFG_PRBS_CHECK_MEAS_TIME	Selects PRBS check measurement interval for timed measurements.
51, PRBS_CHK_CTRL	CTRL_PRBS_CHECK_TIMED_CONT_B	Selects between timed and continuous type PRBS measurement.
	CTRL_PRBS_CHECK_START	Used to start and stop PRBS measurements.
89, PRBS_CHK_ERR_CNT	STAT_PRBS_CHK_ERR_CNT	PRBS error count storage location.
8A, PRBS_CHK_STATUS	STAT_PRBS_CHECK_STATUS	Status indication of PRBS checker.
	STAT_PRBS_CHECK_LAST_ABORT	Indication bit for PRBS successful completion or abort.

Note:
 The host must not change CTRL_PRBS_CHECK_START during a PRBS timed check except as described in this diagram. There is no capability for the host to abort a timed PRBS check once requested. In particular, after setting CTRL_PRBS_CHECK_START to 1 for a timed check, the host is not permitted to write CTRL_PRBS_CHECK_START back to 0 until the device sets STAT_PRBS_CHECK_STATUS to 2 or 3 indicating completion or abort. Behaviour is undefined if it does so; it would lead to race conditions in the host <-> device handshake.




Figure 4-4: Timed PRBS Check Flow




Figure 4-5: Continuous PRBS Check Flow

4.6 Eye Monitor

The GS12142 includes an integrated eye monitor, which can scan the equalized signal from the selected input. The eye monitor is capable of performing a full 128h x 256v matrix-scan or simply a 4 coordinate shape-scan of the equalized signal (See Figure 4-6).

Note: When working with the Eye Monitor, note the following:

- Once the eye monitor is initialized, it will perform its measurement on the actively selected input. See Section 4.2.1 for details on input selection.




Figure 4-6: Full Matrix Scan (left) and 4-Point Shape Scan (right)

The eye monitor is highly configurable, and the host can configure the offset, resolution, sample time, and error threshold parameters to control the depth and execution time of the scan. The eye monitor scans the signal from the trace equalizer block. Similar to the PRBS Checker, the eye monitor is controlled through a 4-way handshake mechanism. The following sections outline the scan parameters and procedure to configure the eye scan area, error threshold, and run a shape or full scan.

4.6.1 Shape Scan and Measurement Time




Figure 4-7: Eye Scan Matrix Parameters

Figure 4-7 shows a visual representation of the scan matrix and indicates the spatial parameters that determine the scan area and resolution. Running a scan using the default offset and step parameters, results in 32768 (128x256) samples. The number of samples and thus, the total scan time can be reduced to meet the needs of the application. The scan area can be reduced by reducing the span determined by the vertical and phase start and stop offsets, or the resolution can be reduced by increasing the step size between adjacent samples. On the right in Figure 4-7, there are three step settings used as examples, however there are a total of nine combinations possible. See Table 4-7 for the register addresses and parameter names of the spatial eye scan parameters.

For example, by increasing the vertical and phase step size to 4, the resolution is reduced to $(1/4)^2$, thus reducing the number of samples down to 2048 (32768x1/16).

The vertical and horizontal scan information is useful when adjusting pre-emphasis and equalization of a link. However, once this is accomplished, it may be sufficient to use the eye scanner to only monitor jitter by setting the offsets to simply slice the eye at the centre offset position, thus obtaining a simple 128 sample horizontal scan. A horizontal eye can be configured to run in just over a millisecond.

In addition to the spatial parameters, the sample time, and thus the bit error rate resolution for the eye scan can be adjusted; longer scans can detect finer bit error rates. However, this proportionally increases the total scan time. The sample time in microseconds is determined by a 32-bit time-out value split across two 16 bit registers. See Table 4-8 for the register addresses and parameter names of the time-out eye scan parameters.

For example, using the default spatial and temporal measurement scan parameters, the scan time is approximately 6.6 seconds (32768 x 2 x 100µs). However, by changing the vertical and horizontal step size to 4, the scan time can be reduced to 400ms (2048x2x100µs).

The error count information can be used as is to determine the minimum inner contour based on the measurement time. However, the basic data can be post processed to determine things like error rate, and error threshold.

The following equations provide guidance for user post-processing:

Equation 4-1

$$\text{error rate} = \frac{\text{sample error count}}{\text{sample time}}$$

Contour maps can be created by defining error rate thresholds, and grouping sampled points that fall between thresholds.

For example:

Equation 4-2

$$\frac{\text{sample time}}{\text{error rate threshold 1}} < \text{sample error threshold} < \frac{\text{sample time}}{\text{error rate threshold 2}}$$

Some sampling scopes provide eye maps with BER contours; similar limited BER contour approximations can be obtained from the eye scan by using BER threshold groups.

For example:

Equation 4-3

$$\frac{\text{sample time x data rate}}{\text{error rate threshold 1}} < \text{sample error threshold} < \frac{\text{sample time x data rate}}{\text{error rate threshold 2}}$$

Table 4-7: Spatial Scan Configuration Parameters

Register Address _h and Name	Parameter Name	Description
5A, EYE_MON_SCAN_CTRL_0	CTRL_EYE_PHASE_START	Horizontal phase start index
	CTRL_EYE_PHASE_STOP	Horizontal phase stop index
5B, EYE_MON_SCAN_CTRL_1	CTRL_EYE_PHASE_STEP	Horizontal phase step size
	CTRL_EYE_VERT_OFFSET_START	Vertical offset start index
5C, EYE_MON_SCAN_CTRL_2	CTRL_EYE_VERT_OFFSET_STOP	Vertical offset stop index
	CTRL_EYE_VERT_OFFSET_STEP	Vertical offset step size

Section 4.6.2 describes the implementation of the matrix-scan and shape-scan.

4.6.2 Matrix-Scan and Shape-Scan Operation

The previous section described the parameters used to adjust the spatial and temporal eye scan settings. Each sample of the eye scan can record up to 65536 errors. A full eye scan would require 64KB (256 x 128 x 2 Bytes) of memory to store the data of a full scan. The eye monitor was implemented to use device resources more efficiently by segmenting a full scan into several partial scan segments. Each partial scans segment can contain up to 512B of scan data.

In the case of a full matrix-scan, there are 128 partial scan segments and each partial scan segment contains two complete scan lines (2 x 128 x 2B = 512B). In the case of a partial matrix-scan, each scan segment contains multiple partial scan lines including partial lines (see Figure 4-8).




Figure 4-8: Full Matrix Scan (left) and Partial Matrix Scan (right)

Figure 4-8 illustrates an example of an eye scan, where the sampled eye data is not centred within the scan matrix. The eye scan data has an arbitrary centre phase relative to the centre of the matrix which is determined when the eye monitor is powered up. While the eye monitor remains powered, subsequent scans will maintain the same relative phase allowing for consecutive scans to be compared for changes.

Although the scan data is not centred, a simple algorithm can be applied to the data to shift the eye data and extract the relevant information.

In addition to the matrix-scan, the eye monitor includes a built-in function called a shape-scan. The shape-scan returns four coordinates corresponding to the horizontal and vertical extremes of the inner eye (See Figure 4-9).




Figure 4-9: 4-Point Scan Coordinates Relative to the Eye

The four points obtained from the shape-scan can be used to quickly and easily calculate the eye height and width of the signal eye. The shape-scan alone will most likely meet the signal analysis requirements of most applications. Alternatively, the coordinates obtained from the shape-scan can be used to optimize the bounds of a partial matrix-scan. The four points returned from the shape-scan are determined by the error rate threshold set by the error threshold parameter and the time-out parameters previously discussed.

Table 4-8: Time-out Eye Scan Parameters

Register Address _h and Name	Parameter Name	Description
56, EYE_MON_INT_CFG_2	CFG_EYE_BER_THRESHOLD	Number of sample errors to determine fail
54, EYE_MON_INT_CFG_0	CFG_EYE_MON_TIMEOUT_MS	MSB of measurement time in microseconds
55, EYE_MON_INT_CFG_1	CFG_EYE_MON_TIMEOUT_LS	LSB of measurement time in microseconds

This section provides a step-by-step procedure to run a matrix and shape-scan. The shape-scan procedure is described first.

Shape-Scan Procedure:

- 1) Ensure the offset and step parameters described in Table 4-7 are set to their default values.
- 2) Configure the 4-point error rate threshold by setting each of the parameters listed in Table 4-8.
- 3) Configure the eye monitor to run a shape-scan by setting **CTRL_EYE_SHAPE_SCAN_B** to 1.

Start the scan and poll the scanner status register until the scan is complete. Please refer to the flow diagram in Figure 4-10.

Please Note the Following:
Status = STAT_EYE_MON_STATUS




Figure 4-10: Shape-Scan Flow Diagram

Matrix-Scan Procedure:

- 1) Set the bounds of the matrix-scan with the offset and step parameters described in [Table 4-7](#). The default value results in a full matrix-scan. Alternatively, the shape-scan can be executed and the coordinates returned can be used to minimize the scan time and data size of the scan.
- 2) Configure the 4-point error rate threshold by setting each of the parameters listed in [Table 4-8](#).
- 3) Configure the eye monitor to run a matrix-scan by setting **CTRL_EYE_SHAPE_SCAN_B** to 0.
- 4) Start the scan and poll the scanner status register until the scan is complete. Please refer to the flow diagram in [Figure 4-11](#).

Read Eye Scan Buffer Procedure:

- 1) Host reads image size from **STAT_EYE_IMAGE_SIZE**.
Note: The matrix-scan is composed of multiple partial scan segments. The size (in Bytes) of the last partial scan segment is stored in **STAT_EYE_IMAGE_SIZE**.
- 2) Host reads scan buffer data from register $6CC1_h$ to $(6CC1_h + (\text{size read from STAT_EYE_IMAGE_SIZE})/2)$.
 - ◆ Address $6CC1_h$ is the first header word corresponding to the last vertical offset position in the matrix that was read.
 - ◆ Address $6CC2_h$ is the second header word corresponding to the image size. This value is a copy of the image size that was read from **STAT_EYE_IMAGE_SIZE**.
 - ◆ Address $6CC3_h$ to $(6CC1_h + (\text{size read from STAT_EYE_IMAGE_SIZE})/2)$ is the eye scan data.
 - ◆ The image data is 2 bytes per sample point.
 - ◆ Making reference to the Matrix shown in [Figure 4-7](#), the eye scan data starting at $6CC3_h$ is stored in order from left to right, top to bottom, from the last stored vertical/horizontal position in the matrix.

The number of samples contained in the scan buffer is equal to $(\text{size read from STAT_EYE_IMAGE_SIZE} - 4)/2$.

Please Note the Following:
 - Status = STAT_EYE_MON_STATUS
 - Partial = STAT_EYE_SCAN_PARTIAL_OR_FULL




Figure 4-11: Matrix-Scan Flow Diagram

4.7 PRBS Generator

The GS12142 includes an integrated PRBS generator which can produce a differential PRBS7 or a divided clock signal on either output for system testing.

Note: When working with the PRBS Generator, note the following:

- The PRBS generator and checker can be active at the same time, however, the generator can not be looped back on itself for error checking.
- If the application requires adjustments to the default output swing, see [Section 4.8.4](#).
- The parameters referred to within this section are linked to their respective registers in [Table 4-9](#). For a complete list of registers and functions, see [Section 5](#).

To configure the PRBS generator for use, follow the steps below:

- 1) Select the PRBS generator as the source on the appropriate output:
 - ♦ To switch $\overline{DDO0}/\overline{DDO0}$ from data mode to PRBS generator mode, set **CTRL_OUTPUT0_SIGNAL_SEL** = 1
 - ♦ To switch $\overline{DDO1}/\overline{DDO1}$ from data mode to PRBS generator mode, set **CTRL_OUTPUT1_SIGNAL_SEL** = 1
- 2) The default device settings are configured to power-down the device on loss of input signal. If the PRBS generator is to be used without a valid input signal, then the following automatic setting parameters must be disabled. This must be done to ensure device is powered up and the outputs are active for the PRBS generator.

The following settings are required for PRBS generator on either output:

- ♦ **CTRL_AUTO_SLEEP** = 0
- ♦ **CTRL_MANUAL_SLEEP** = 0

The following settings are required when $\overline{DDO1}/\overline{DDO1}$ is selected as PRBS output:

- ♦ **CTRL_OUTPUT1_AUTO_MUTE** = 0
- ♦ **CTRL_OUTPUT1_MANUAL_MUTE** = 0
- ♦ **CTRL_OUTPUT1_AUTO_DISABLE** = 0
- ♦ **CTRL_OUTPUT1_MANUAL_DISABLE** = 0

The following settings are required when $\overline{DDO0}/\overline{DDO0}$ is selected as PRBS output:

- ♦ **CTRL_OUTPUT0_AUTO_MUTE** = 0
- ♦ **CTRL_OUTPUT0_MANUAL_MUTE** = 0
- ♦ **CTRL_OUTPUT0_AUTO_DISABLE** = 0
- ♦ **CTRL_OUTPUT0_MANUAL_DISABLE** = 0

- 3) Set the values within the following parameters which meet the needs of the application:
 - ♦ **CTRL_PRBS_GEN_SIGNAL_SELECT**
 - ♦ **CTRL_PRBS_GEN_CLK_SRC**
 - ♦ **CTRL_PRBS_GEN_DATA_RATE**

- ♦ **Note:** If **CTRL_PRBS_GEN_CLK_SRC** was set to CDR recovered clock a valid signal that the CDR has locked to must be present at the actively selected input (see [Section 4.2.1](#) for details on input selection) for proper operation, and the PRBS generator will match this data rate regardless of what rate **CTRL_PRBS_GEN_DATA_RATE** is set to.

- ♦ **CTRL_PRBS_GEN_CLK_DIVIDER**
- ♦ **CTRL_PRBS_GEN_INVERT**

4) Start the generator by setting **CTRL_PRBS_GEN_ENABLE** = 1.

To stop the generator at any time, set **CTRL_PRBS_GEN_ENABLE** = 0. If the use of the PRBS generator is complete, revert any settings made in steps 1 and 2 to return to normal operation.

Table 4-9: PRBS Generator Parameter Descriptions

Register Address _h and Name	Parameter Name	Description
3, CONTROL_SLEEP	CTRL_AUTO_SLEEP	Set the device to auto or manual sleep.
	CTRL_MANUAL_SLEEP	Manually set the sleep setting of the device when auto sleep mode is turned off.
48, OUTPUT_SIG_SELECT	CTRL_OUTPUT1_SIGNAL_SEL	Selects between data or PRBS generator as the driver source for DDO1/ $\overline{DDO1}$.
	CTRL_OUTPUT0_SIGNAL_SEL	Selects between data or PRBS generator as the driver source for DDO0/ $\overline{DDO0}$.
49, CONTROL_OUTPUT_MUTE	CTRL_OUTPUT1_AUTO_MUTE	Select automatic or manual mute control for DDO1/ $\overline{DDO1}$.
	CTRL_OUTPUT1_MANUAL_MUTE	Manually set the mute control for DDO1/ $\overline{DDO1}$ when auto mute mode is turned off.
	CTRL_OUTPUT0_AUTO_MUTE	Select automatic or manual mute control for DDO0/ $\overline{DDO0}$.
	CTRL_OUTPUT0_MANUAL_MUTE	Manually set the mute control of the DDO0/ $\overline{DDO0}$ when auto mute mode is turned off.
4A, CONTROL_OUTPUT_DISABLE	CTRL_OUTPUT1_AUTO_DISABLE	Selects automatic or manual disable control for DDO1/ $\overline{DDO1}$.
	CTRL_OUTPUT1_MANUAL_DISABLE	Manually set the disable control of the DDO1/ $\overline{DDO1}$ when auto disable mode is turned off.
	CTRL_OUTPUT0_AUTO_DISABLE	Selects automatic or manual disable control for DDO0/ $\overline{DDO0}$.
	CTRL_OUTPUT0_MANUAL_DISABLE	Manually set the disable control of the DDO0/ $\overline{DDO0}$ when auto disable mode is turned off.

Table 4-9: PRBS Generator Parameter Descriptions (Continued)

Register Address _h and Name	Parameter Name	Description
52, PRBS_GEN_CTRL	CTRL_PRBS_GEN_SIGNAL_SELECT	Selects between setting the output of the PRBS generator to being a clock or a PRBS test signal.
	CTRL_PRBS_GEN_CLK_SRC	Selects the clock source used by the PRBS generator.
	CTRL_PRBS_GEN_CLK_DIVIDER	If a clock is selected as the PRBS output signal, this parameter sets the divide ratio of the clock.
	CTRL_PRBS_GEN_INVERT	Allows the polarity of the PRBS signal to be inverted.
	CTRL_PRBS_GEN_DATA_RATE	If a PRBS test signal is selected as the output signal, this parameter sets the data rate of the PRBS7 signal.
	CTRL_PRBS_GEN_ENABLE	Used to enable or disable the PRBS generator.

4.8 Output Drivers

The GS12142 features two independently-configurable output drivers (see Figure 3-7), with data (re-timed or bypassed) available on both outputs. The two drivers provide highly-configurable amplitude and pre-emphasis control. The signal on the outputs can be inverted to help with signal polarity when layout requires trace inversion. The PRBS generator is available on both outputs. The LOS (Loss Of Signal) status from the equalizer stage can be used to automatically mute or disable the outputs on their assertion. The Loss of Lock status from the CDR block can be used to mute the outputs. The trace drivers can be configured to mute or disable during sleep. The sleep control modes takes precedence over the manual or automatic LOS and Loss of Lock output control modes.

Note: The <n> in the control parameter names refer to the output number. Output 0 is DDO0/DDO0 and output 1 is DDO1/DDO1.

4.8.1 Bypassed Re-timer Signal Output Control

With the default power-up settings, the GS12142 outputs will automatically switch to the bypassed signal (non-re-timed) whenever the PLL is unlocked. Alternatively, manual re-timer bypass may be configured by setting the **CTRL_OUTPUT<n>_RETIMER_AUTO_BYPASS** and **CTRL_OUTPUT<n>_RETIMER_MANUAL_BYPASS** parameters in register 4C_h to 0_b and 1_b respectively via the host interface, in which case the PLL will remain bypassed for all rates.

The re-timer bypass function, manual or automatic, does not affect the input equalization function of the device.

If both outputs are manually disabled, then the device will power down the CDR block and features of the re-timer such as rate detect and lock detect will no longer be accessible in this mode.

4.8.2 Output Driver Polarity Inversion

While in data mode, the signal polarity may be inverted at the outputs through the **CTRL_OUTPUT<n>_DATA_INVERT** parameters in register 48_n. This may be useful to compensate for an inverted upstream signal or to facilitate board signal routing. To invert the polarity of either of the two output drivers, write 1_b to control parameter **CTRL_OUTPUT<n>_DATA_INVERT**.

4.8.3 Output Driver Data Rate Selection

By default, the GS12142 uses the SD trace driver output group settings for all data rates, regardless of CDR lock condition or data rate being applied. The following parameters are used to control the output for all data rates in the default condition:

- ◆ **CFG_OUTPUT<n>_TD_SD_DRIVER_SWING**
- ◆ **CFG_OUTPUT<n>_TD_SD_PREEMPH_WIDTH**
- ◆ **CFG_OUTPUT<n>_TD_SD_PREEMPH_AMPL**
- ◆ **CFG_OUTPUT<n>_TD_SD_PREEMPH_PWRDWN**

If required, per-rate selection of the trace driver output group setting is possible by setting **CTRL_OUTPUT<n>_TRDR_PER_RATE** = 1. Once set, the trace driver output group will be determined by the rate to which the CDR is locked. For example, if the CDR is locked to 12G, the following parameters will be used to control the output drivers.

- ◆ **CFG_OUTPUT<n>_TD_12G_DRIVER_SWING**
- ◆ **CFG_OUTPUT<n>_TD_12G_PREEMPH_WIDTH**
- ◆ **CFG_OUTPUT<n>_TD_12G_PREEMPH_AMPL**
- ◆ **CFG_OUTPUT<n>_TD_12G_PREEMPH_PWRDWN**

Note: If per-rate settings are being used, when the CDR is not locked the trace driver will use the 12G/10G trace driver output group settings.

4.8.4 Amplitude and Pre-Emphasis Control

The two output drivers offer very granular amplitude and pre-emphasis control. For optimal loss compensation, both the pre-emphasis pulse amplitude and the pre-emphasis pulse width can be independently configured on both output drivers. This extra flexibility provides a mechanism to better shape the pre-emphasis gain to match the frequency loss response of interconnect composed of trace, connector and via losses. The swing and pre-emphasis can be independently configured for specific data rates.

CFG_OUTPUT<n>_TD_SD_DRIVER_SWING (SD)
CFG_OUTPUT<n>_TD_HD_DRIVER_SWING (HD)
CFG_OUTPUT<n>_TD_3G_DRIVER_SWING (3G)
CFG_OUTPUT<n>_TD_6G_DRIVER_SWING (6G)
CFG_OUTPUT<n>_TD_12G_DRIVER_SWING (12G/10G)

The output pre-emphasis on the trace driver can be configured for the following five rates:

CFG_OUTPUT<n>_TD_SD_PREEMPH_WIDTH (SD)
CFG_OUTPUT<n>_TD_SD_PREEMPH_AMPL (SD)
CFG_OUTPUT<n>_TD_HD_PREEMPH_WIDTH (HD)
CFG_OUTPUT<n>_TD_HD_PREEMPH_AMPL (HD)
CFG_OUTPUT<n>_TD_3G_PREEMPH_WIDTH (3G)
CFG_OUTPUT<n>_TD_3G_PREEMPH_AMPL (3G)
CFG_OUTPUT<n>_TD_6G_PREEMPH_WIDTH (6G)
CFG_OUTPUT<n>_TD_6G_PREEMPH_AMPL (6G)
CFG_OUTPUT<n>_TD_12G_PREEMPH_WIDTH (12G/10G)
CFG_OUTPUT<n>_TD_12G_PREEMPH_AMPL (12G/10G)

The trace driver swing can be adjusted in $\approx 25\text{mV}_{\text{pp}}$ increments. The default swing value is $400\text{mV}_{\text{ppd}}$ into an external 100Ω differential load. Although an adequate swing and pre-emphasis can be achieved with a 1.8V output supply, for long traces where maximum output swing and pre-emphasis range is desired, it is recommended that the device VCC_DDO output supply pin be connected to a 2.5V supply. The default pre-emphasis settings provide minimal insertion loss compensation.

4.8.4.1 Pre-Emphasis Optimization

The goal of pre-emphasis is to open the eye at the downstream receiver as much as possible. This means minimizing ISI jitter while meeting sufficient inner eye amplitude to meet a receiver's input sensitivity.

The only requirement of the trace driver pre-emphasis settings is to minimize ISI introduced by a lossy link and maximize the eye opening at the receiver. The Pre-emphasis compensation of the GS12142 output channel is a two-step process. The first step is to use the settings from [Figure 4-12](#) to [Figure 4-19](#) that best match the insertion loss of the link in the application, while the second step is a fine optimization procedure.

In most cases, where the downstream device has a CDR, first step alone may meet the design target. However, if the downstream device is a non-re-timed buffer or crosspoint, it may be required to further optimize the settings to minimize the jitter thereby maximizing the system jitter budget. To do this, please see the [Fine Optimization Procedure](#).

In the remainder of this section the following abbreviations are used for clarity:

DS = Driver Swing

PPA = Pre-emphasis Pulse Amplitude

PPW = Pre-emphasis Pulse Width

Note: The <n> in the VCCO refers to the output power supply number. Where VCCO_1 is the power supply connection for DDO1/ $\overline{\text{DDO1}}$, and VCCO_0 is the power supply connection for DDO0/ $\overline{\text{DDO0}}$.




Figure 4-12: Pre-emphasis settings for VCCO_n = 1.2V and DS = 7 (swing = 200mV_{pp})




Figure 4-13: Pre-emphasis settings for VCCO_n = 1.2V and DS = 16 (swing = 400mV_{pp})




Figure 4-14: Pre-emphasis settings for VCCO_n = 1.8V and DS = 7 (swing = 200mV_{pp})




Figure 4-15: Pre-emphasis settings for VCCO_n = 1.8V and DS = 16 (swing = 400mV_{pp})




Figure 4-16: Pre-emphasis settings for VCCO__n = 1.8V and DS = 35 (swing = 800mV_{pp})




Figure 4-17: Pre-emphasis settings for VCCO__n = 2.5V and DS = 7 (swing = 200mV_{pp})




Figure 4-18: Pre-emphasis settings for VCCO__n = 2.5V and DS = 16 (swing = 400mV_{pp})




Figure 4-19: Pre-emphasis settings for VCCO_<n> = 2.5V and DS = 35 (swing = 800mV_{pp})

Fine Optimization Procedure

The procedure requires access to the signal at the downstream device input, or non-re-timed device output. If there are multiple stages between the initial downstream device input and final measurement point, it is still possible to perform optimization; however link settings within the other stages must be fairly optimized. The pre-emphasis amplitude (PPA) and pre-emphasis width (PPW) settings can be optimized by sweeping the PPA and PPW settings in increments of 'a' and 'w' and selecting the setting which results in the lowest jitter. For the trace driver optimization, 'a' and 'w' increments of 5 should be sufficient.

The procedure has three steps.

1. Pre-emphasis Amplitude (PPA) Optimization: Set the PPA and PPW to the values obtained from the graph selected out of Figure 4-12 to Figure 4-19, and then measure the downstream jitter. While keeping PPW constant, increment the PPA by 'a'. If the jitter is lower after the first increment, continue to increment by 'a' until the jitter begins increasing or a setting of 50 is reached. If there was a setting which resulted in a lower jitter measurement than the initial setting, that is the Optimized Pre-emphasis Amplitude setting: PPA_{Optimal}, and the PPA optimization procedure is complete.

However, if the jitter increased after the first increment, decrement the setting by 'a' below the initial value. If the jitter is lower after the first decrement, continue to decrement by 'a' until the jitter begins increasing or a setting of 0 is reached. If there was a setting which resulted in a lower jitter measurement than the initial setting, that is the Optimized Pre-emphasis Amplitude: PPA_{Optimal}.

If incrementing the PPA or decrementing the PPA did not result in a setting with lower jitter, then the initial setting obtained from the graph selected out of Figure 4-12 to Figure 4-19 is the PPA optimized Pre-emphasis Amplitude setting: PPA_{Optimal}.

2. The second step is to set the PPA to the optimized setting PPA_{Optimal} determined in step 1 and PPW to the values obtained from the graph selected out of Figure 4-12 to Figure 4-19, then measure the downstream jitter. While keeping PPA constant, increment the PPW by 'w'. If the jitter is lower after the first increment, continue to increment by 'w' until the jitter begins increasing or a setting of 15 is reached. If there was a setting which resulted in a lower jitter measurement than the initial setting, that is the Optimized Pre-emphasis Width setting: PPW_{Optimal}, and the optimization procedure is complete.

However, if the jitter increased after the first increment, decrement the setting by 'w' below the initial value. If the jitter is lower after the first decrement, continue to decrement by 1 until the jitter begins increasing or a value of 0 is reached. If there was a setting which resulted in a lower jitter measurement than the initial setting, that is the Optimized Pre-emphasis Width setting: $PPW_{Optimal}$, and the optimization procedure is complete.

If incrementing the PPW or decrementing the PPW did not result in a setting with lower jitter, then the initial setting value obtained from the graph selected out of Figure 4-12 to Figure 4-19 is the optimized Pre-emphasis Width setting: $PPW_{Optimal}$.

- Pre-emphasis pulse amplitude has a direct impact on swing amplitude. The third and final step is to readjust the driver swing until the swing amplitude design target is met. The fine optimization procedure may be repeated to ensure that the $PPA_{Optimal}$ and $PPW_{Optimal}$ settings previously determined still hold with the new DS setting.

Steps 1 and 2 are illustrated in Figure 4-20 and Figure 4-21 below.




Figure 4-20: PPA Optimization Flow Chart




Figure 4-21: PPW Optimization Flow Chart

Table 4-10: Output Swing and Pre-Emphasis Control Parameters

Register Address _h and Name	Parameter Name	Description
2B/29, OUTPUT_PARAM_TD_ SD_3/ OUTPUT_PARAM_TD_ SD_1	CFG_OUTPUT<n>_TD_ SD_DRIVER_SWING	Output amplitude configuration parameter for SD or all rates* on DDO0 and DDO1, where <n> is the output number. Note: If CTRL_OUTPUT<n>_TRDR_PER_RATE = 0, this setting will be used for all data rates.
	CFG_OUTPUT<n>_TD_ SD_PREEMPH_WIDTH	Output pre-emphasis pulse width configuration parameter for SD or all rates* on DDO0 and DDO1, where <n> is the output number. Note: If CTRL_OUTPUT<n>_TRDR_PER_RATE = 0, this setting will be used for all data rates.
2A/28, OUTPUT_PARAM_TD_ SD_2/ OUTPUT_PARAM_TD_ SD_0	CFG_OUTPUT<n>_TD_ SD_PREEMPH_PWRDWN	Output pre-emphasis power down configuration parameter for SD or all rates* on DDO0 and DDO1, where <n> is the output number. Note: If CTRL_OUTPUT<n>_TRDR_PER_RATE = 0, this setting will be used for all data rates.
	CFG_OUTPUT<n>_TD_ SD_PREEMPH_AMPL	Output amplitude configuration parameter for SD or all rates* on DDO0 and DDO1, where <n> is the output number. Note: If CTRL_OUTPUT<n>_TRDR_PER_RATE = 0, this setting will be used for all data rates.
2D/2F OUTPUT_PARAM_TD_ HD_1/ OUTPUT_PARAM_TD_ HD_3	CFG_OUTPUT<n>_TD_ HD_DRIVER_SWING	Output amplitude configuration parameter for HD on DDO0 and DDO1, where <n> is the output number.
	CFG_OUTPUT<n>_TD_ HD_ PREEMPH_WIDTH	Output pre-emphasis pulse width configuration parameter for HD on DDO0 and DDO1, where <n> is the output number.
2C/2E OUTPUT_PARAM_TD_ HD_0/ OUTPUT_PARAM_TD_ HD_2	CFG_OUTPUT<n>_TD_ HD_ PREEMPH_PWRDWN	Output pre-emphasis power down configuration parameter for HD on DDO0 and DDO1, where <n> is the output number.
	CFG_OUTPUT<n>_TD_ HD_ PREEMPH_AMPL	Output pre-emphasis pulse amplitude configuration parameter for HD on DDO0 and DDO1, where <n> is the output number.
31/33 OUTPUT_PARAM_TD_ 3G_1/ OUTPUT_PARAM_TD_ 3G_3	CFG_OUTPUT<n>_TD_ 3G_DRIVER_SWING	Output amplitude configuration parameter for 3G on DDO0 and DDO1, where <n> is the output number.
	CFG_OUTPUT<n>_TD_ 3G_ PREEMPH_WIDTH	Output pre-emphasis pulse width configuration parameter for 3G on DDO0 and DDO1, where <n> is the output number.
30/32 OUTPUT_PARAM_TD_ 3G_0/ OUTPUT_PARAM_TD_ 3G_2	CFG_OUTPUT<n>_TD_ 3G_ PREEMPH_PWRDWN	Output pre-emphasis power down configuration parameter for 3G on DDO0 and DDO1, where <n> is the output number
	CFG_OUTPUT<n>_TD_ 3G_ PREEMPH_AMPL	Output pre-emphasis pulse amplitude configuration parameter for 3G on DDO0 and DDO1, where <n> is the output number.

Table 4-10: Output Swing and Pre-Emphasis Control Parameters (Continued)

Register Address _h and Name	Parameter Name	Description
35/37 OUTPUT_PARAM_ TD_6G_1/ OUTPUT_PARAM_ TD_6G_3	CFG_OUTPUT<n>_TD_6G_ DRIVER_SWING	Output amplitude configuration parameter for 6G on DDO0 and DDO1, where <n> is the output number.
34/36 OUTPUT_PARAM_ TD_6G_0/ OUTPUT_PARAM_ TD_6G_2	CFG_OUTPUT<n>_TD_6G_ PREEMPH_WIDTH	Output pre-emphasis pulse width configuration parameter for 6G on DDO0 and DDO1, where <n> is the output number.
	CFG_OUTPUT<n>_TD_6G_ PREEMPH_PWRDWN	Output pre-emphasis power down configuration parameter for 6G on DDO0 and DDO1, where <n> is the output number.
	CFG_OUTPUT<n>_TD_6G_ PREEMPH_AMPL	Output pre-emphasis pulse amplitude configuration parameter for 6G on DDO0 and DDO1, where <n> is the output number.
39/3B OUTPUT_PARAM_ TD_12G_1/ OUTPUT_PARAM_ TD_12G_3	CFG_OUTPUT<n>_TD_12G_ DRIVER_SWING	Output amplitude configuration parameter for 12G/10G on DDO0 and DDO1, where <n> is the output number.
38/3A OUTPUT_PARAM_ TD_12G_0/ OUTPUT_PARAM_ TD_12G_2	CFG_OUTPUT<n>_TD_12G_ PREEMPH_WIDTH	Output pre-emphasis pulse width configuration parameter for 12G/10G on DDO0 and DDO1, where <n> is the output number.
	CFG_OUTPUT<n>_TD_12G_ PREEMPH_PWRDWN	Output pre-emphasis power down configuration parameter for 12G/10G on DDO0 and DDO1, where <n> is the output number.
	CFG_OUTPUT<n>_TD_12G_ PREEMPH_AMPL	Output pre-emphasis pulse amplitude configuration parameter for 12G/10G on DDO0 and DDO1, where <n> is the output number.

4.8.5 Output State Control Modes

The GS12142 provides several output state control modes to meet specific application requirements. The trace driver has the following three output modes: operational, muted, or disabled. During non-sleep, if the control modes are configured such that multiple output modes are enabled, the priorities of the control modes from highest to lowest are the following: disabled, and then muted. [Section 4.8.5.1](#) through [Section 4.8.5.2](#) describe how to configure the output control modes that are enabled during non-sleep.

If the device enters sleep, either manually or automatically, the sleep output control modes take precedence over the non-sleep control modes. The default trace driver configuration is for it to be disabled during sleep; however the trace driver can be configured to mute during sleep by setting the **CFG_SLEEP_OUTPUT<n>_MUTE** parameter in register 5_h to 1_b.

4.8.5.1 Output Mute Control Mode

Each of the outputs on the GS12142 have independent mute control modes, which can be configured through the host interface.

The following are the four output mute control modes:

- 1) The outputs automatically mute on LOS at the actively selected input (default).
- 2) The outputs automatically mute on LOS at the actively selected input and during rate search.
- 3) The outputs never mute.
- 4) The outputs are always muted.

The first mute control mode is the default power-up configuration for both output drivers (the **CTRL_OUTPUT<n>_AUTO_MUTE** control parameter in register 49_h is set to 1_b). In this mode, the outputs will automatically mute on the assertion of LOS at the selected input. In addition to mute on LOS, with auto mute control mode configured, setting the **CTRL_OUTPUT<n>_AUTO_MUTE_DURING_RATE_SEARCH** control parameter in register 49_h to 1_b, will configure the outputs to also mute when the device loses lock and begins to rate search.

The outputs can be manually configured to never mute by setting both the **CTRL_OUTPUT<n>_AUTO_MUTE** and **CTRL_OUTPUT<n>_MANUAL_MUTE** control parameters in register 49_h to 0_b. Alternatively, the outputs can be manually configured to always be muted by setting the **CTRL_OUTPUT<n>_AUTO_MUTE** and **CTRL_OUTPUT<n>_MANUAL_MUTE** control parameters to 0_b and 1_b respectively.

4.8.5.2 Output Disable Control Mode

Each of the outputs on the GS12142 also have independent disable control modes, which can be configured through the host interface.

The following are the three output disable control modes:

- 1) The outputs are never disabled (default).
- 2) The outputs are automatically disabled on LOS at the actively selected input.
- 3) The outputs are always disabled.

The first disable control mode is the default power-up configuration for both output drivers (the **CTRL_OUTPUT<n>_AUTO_DISABLE** and **CTRL_OUTPUT<n>_MANUAL_DISABLE** control parameters in register 4A_n are both set to 0_b). In this mode, the outputs will never disable. By setting the **CTRL_OUTPUT<n>_AUTO_DISABLE** control parameter in register 4A_n to 1_b, the outputs will automatically disable on the assertion of LOS at the selected input.

The output can be manually disabled by leaving the **CTRL_OUTPUT<n>_AUTO_DISABLE** control parameter set to 0_b and setting the **CTRL_OUTPUT<n>_MANUAL_DISABLE** control parameter to 1_b.

The disable control mode takes precedence over the output mute control mode.

4.9 GPIO Controls

There are four configurable *GPIO* pins which can independently be configured as inputs or outputs. Each GPIO has a default function which can be re-configured through the host interface.

If there is a conflict between the internal register configuration of a given device function and the logic-level applied to a *GPIO* pin that is configured to control that same device function, the GPIO logic-level takes precedence over the internal register configuration. The logic HIGH and LOW levels of the *GPIO*[3:0] pin to which LOS is connected are specified by the EIA/JESD8-5A standard for 1.8V operation.

For a list of available functions and configuration details of *GPIO*[3:0], please refer to the GPIO Configuration registers in [Section 5](#).

4.10 GSPI Host Interface

The GS12142 is configured via the Gennum Serial Peripheral Interface (GSPI).

The GSPI host interface is comprised of a serial data input signal (*SDIN* pin), serial data output signal (*SDOUT* pin), an active-LOW chip select (\overline{CS} pin) and a burst clock (*SCLK* pin).

The GS12142 is a slave device, so the SCLK, SDIN and \overline{CS} signals must be sourced by the application host processor.

All read and write access to the device is initiated and terminated by the application host processor.

4.10.1 $\overline{\text{CS}}$ Pin

The Chip Select pin ($\overline{\text{CS}}$) is an active-LOW signal provided by the host processor to the GS12142.

The HIGH-to-LOW transition of this pin marks the start of serial communication to the GS12142.

The LOW-to-HIGH transition of this pin marks the end of serial communication to the GS12142.

Each device may use its own separate Chip Select signal from the host processor or up to 32 devices may be connected to a single Chip Select when making use of the Unit Address feature.

Only those devices whose Unit Address matches the UNIT ADDRESS in GSPI Command Word 1 will respond to communication from the host processor (unless the B'CAST ALL bit in GSPI Command Word 1 is set to 1).

4.10.2 SDIN Pin

The *SDIN* pin is the GSPI serial data input pin of the GS12142.

The 32-bit Command and 16-bit Data Words from the host processor or from the *SDOUT* pin of other devices are shifted into the device on the rising edge of SCLK when the $\overline{\text{CS}}$ pin is LOW.

4.10.3 SDOUT Pin

The *SDOUT* pin is the GSPI serial data output of the GS12142.

All data transfers out of the GS12142 to the host processor or to the *SDIN* pin of other connected devices occur from this pin.

By default at power up or after system reset, the *SDOUT* pin provides a non-clocked path directly from the *SDIN* pin, regardless of the $\overline{\text{CS}}$ pin state, except during the GSPI Data Word portion for read operations from the device. This allows multiple devices to be connected in Loop-Through configuration.

For read operations, the *SDOUT* pin is used to output data read from an internal Configuration and Status Register (CSR) when $\overline{\text{CS}}$ is LOW. Data is shifted out of the device on the falling edge of SCLK, so that it can be read by the host processor or other downstream connected device on the subsequent SCLK rising edge.

4.10.3.1 GSPI Link Disable Operation

It is possible to disable the direct *SDIN* to *SDOUT* (Loop-Through) connection by writing a value of 1 to the **GSPI_LINK_DISABLE** bit in **CONTROL_REG**. When disabled, any data appearing at the *SDIN* pin will not appear at the *SDOUT* pin and the *SDOUT* pin is HIGH.

Note: Disabling the Loop-Through operation is temporarily required when initializing the Unit Address for up to 32 connected devices.

The time required to enable/disable the Loop-Through operation from assertion of the register bit is less than the GSPI configuration command delay as defined by the parameter $t_{cmd_GSPI_config}$ (4 SCLK cycles).

Table 4-11: GSPI_LINK_DISABLE Bit Operation

Bit State	Description
0	SDIN pin is looped through to the SDOUT pin
1	Data appearing at SDIN does not appear at SDOUT, and SDOUT pin is HIGH.




Figure 4-22: GSPI_LINK_DISABLE Operation

4.10.3.2 GSPI Bus-Through Operation

Using GSPI Bus-Through operation, the GS12142 can share a common PCB trace with other GSPI devices for SDOUT output.

When configured for Bus-Through operation, by setting **GSPI_BUS_THROUGH_ENABLE** bit to 1, the SDOUT pin will be high-impedance when the \overline{CS} pin is HIGH.

When the \overline{CS} pin is LOW, the SDOUT pin will be driven and will follow regular read and write operation as described in Section 4.10.3.

Multiple chains of GS12142 devices can share a single SDOUT bus connection to host by configuring the devices for Bus-Through operation. In such configuration, each chain requires a separate Chip Select (\overline{CS}).




Figure 4-23: GSPI_BUS_THROUGH_ENABLE Operation

4.10.4 SCLK Pin

The *SCLK* pin is the GSPI serial data shift clock input to the device, and must be provided by the host processor.

Serial data is clocked into the GS12142 *SDIN* pin on the rising edge of *SCLK*. Serial data is clocked out of the device from the *SDOUT* pin on the falling edge of *SCLK* (read operation). *SCLK* is ignored when \overline{CS} is HIGH.

The maximum interface clock rate is 27MHz.

4.10.5 Command Word 1 Description

All GSPI accesses are a minimum of 48 bits in length (two 16-bit Command Words followed by a 16-bit Data Word) and the start of each access is indicated by the HIGH-to-LOW transition of the chip select (\overline{CS}) pin of the GS12142.

The format of the Command Words and Data Word are shown in [Figure 4-24](#).

Data received immediately following this HIGH-to-LOW transition will be interpreted as a new Command Word.

4.10.5.1 R/ \overline{W} bit—B15 Command Word 1

This bit indicates a read or write operation.

When R/\overline{W} is set to 1, a read operation is indicated, and data is read from the register specified by the ADDRESS field of the Command Word.

When R/\overline{W} is set to 0, a write operation is indicated, and data is written to the register specified by the ADDRESS field of the Command Word.

4.10.5.2 B'CAST ALL—B14 Command Word 1

This bit is used in write operations to configure all devices connected in Loop-Through and Bus-Through configuration with a single command.

When B'CAST ALL is set to 1, the following Data Word (**AUTOINC** = 0) or Data Words (**AUTOINC** = 1) are written to the register specified by the ADDRESS field of the Command Words (and subsequent addresses when **AUTOINC** = 1), regardless of the setting of the UNIT ADDRESS(es).

When B'CAST ALL is set to 0, a normal write operation is indicated. Only those devices that have a Unit Address matching the UNIT ADDRESS field of Command Word 1 write the Data Word to the register specified by the ADDRESS field of the Command Words.

4.10.5.3 EMEM—B13 Command Word 1

The EMEM bit must be set to 1 in Command Word 1. When EMEM is set to 1, a 23-bit address split between Command Word 1 and Command Word 2 is used to access the registers in this device.

4.10.5.4 AUTOINC—B12 Command Word 1

When **AUTOINC** is set to 1, Auto-Increment read or write access is enabled.

In Auto-Increment Mode, the device automatically increments the register address for each contiguous read or write access, starting from the address defined in the ADDRESS field of the Command Word.

The internal address is incremented for each 16-bit read or write access until a LOW-to-HIGH transition on the \overline{CS} pin is detected.

When **AUTOINC** is set to 0, single read or write access is required.

Auto-Increment write must not be used to update values in **CONTROL_REG**.

4.10.5.5 UNIT ADDRESS—B11:B7 Command Word 1

The 5 bits of the UNIT ADDRESS field of the Command Word are used to select one of 32 devices connected on a single chip select in Loop-Through or Bus-Through configurations.

Read and write accesses are only accepted if the UNIT ADDRESS field matches the programmed **DEV_UNIT_ADDRESS** in **CONTROL_REG**.

By default at power-up or after a device reset, the **DEV_UNIT_ADDRESS** is set to 00_h.

4.10.5.6 ADDRESS—B6:B0 Command Word 1 and B15:B0 Command Word 2

The Command and Data Word formats are shown in Figure 4-24 and Figure 4-25 below. As an example of the command word structure, reading register 90_h from a device with unit address 3, that has AUTOINC = 0, and B'CAST ALL = 0 would be structured as follows:

- Command word 1: 1010 0001 1000 0000 (A180_h)
- Command word 2: 0000 0000 1001 0000 (90_h)




Figure 4-24: Command and Data Word Format




Figure 4-25: Command Word 1 and Command Word 2 Details

Note: Please see Section 4.10.5.6 ADDRESS—B6:B0 Command Word 1 and B15:B0 Command Word 2 for an example of the command word structure.

4.10.6 GSPI Transaction Timing




Figure 4-26: GSPI External Interface Timing

Table 4-12: GSPI Timing Parameters

Parameter	Symbol	Equivalent SCLK Cycles	Min	Typ	Max	Units
SCLK Frequency	—	—	—	—	27	MHz
\overline{CS} LOW Before SCLK Rising Edge	t_0	—	1.7	—	—	ns
SCLK Period	t_1	—	37	—	—	ns
SCLK Duty Cycle	t_2	—	40	50	60	%
Input Data Setup Time	t_3	—	2.3	—	—	ns
SCLK Idle Time – Write	t_4	1	1/SCLK	—	—	ns
SCLK Idle Time – Read	t_5	—	138	—	—	ns
Inter-Command Delay Time	t_{cmd}	3	115	—	—	ns
Inter-Command Delay Time (after GSPI configuration write)	$t_{cmd_GSPI_conf}^1$	4	139	—	—	ns
SDOUT After SCLK Falling Edge	t_6	—	1.3	—	6.4	ns
CS HIGH After Final SCLK Falling Edge	t_7	—	0	—	—	ns
Input Data Hold Time	t_8	—	1.2	—	—	ns
\overline{CS} HIGH Time	t_9	—	58	—	—	ns
SDIN to SDOUT Combinatorial Delay	—	—	—	—	3.4	ns
Max chips daisy-chained at max SCLK frequency (26 MHz)	When host clocks in SDOUT data on falling edge of SCLK	—	—	—	8	# of compatible Semtech devices
Max frequency for 32 daisy-chained devices	When host clocks in SDOUT data on falling edge of SCLK	—	—	—	7.5	MHz

Note:

1. $t_{cmd_GSPI_conf}$ inter-command delay must be used whenever modifying **CONTROL_REG** register at address 00_h.

4.10.7 Single Read/Write Access

Single read/write access timing for the GSPI interface is shown in Figure 4-27 to Figure 4-31.

When performing a single read or write access, one Data Word is read from/written to the device per access. Each access is a minimum of 48-bits long, consisting of two Command Words and a single Data Word. The read or write cycle begins with a HIGH-to-LOW transition of the \overline{CS} pin. The read or write access is terminated by a LOW-to-HIGH transition of the \overline{CS} pin.

The maximum interface clock rate is 27MHz and the inter-command delay time indicated in the figures as t_{cmd} , is a minimum of 3 SCLK clock cycles. After modifying values in **CONTROL_REG**, the inter-command delay time, $t_{cmd_GSPI_config}$, is a minimum of 4 SCLK clock cycles.

For read access, the time from the last bit of Command Word 2 to the start of the data output, as defined by t_5 , corresponds to no less than 4 SCLK clock cycles at 27MHz.




Figure 4-27: GSPI Write Timing—Single Write Access with Loop-Through Operation (default)




Figure 4-28: GSPI Write Timing—Single Write Access with GSPI Link-Disable Operation




Figure 4-29: GSPI Write Timing—Single Write Access with Bus-Through Operation




Figure 4-30: GSPI Read Timing—Single Read Access with Loop-Through Operation (default)




Figure 4-31: GSPI Read Timing—Single Read Access with Bus-Through Operation

4.10.8 Auto-increment Read/Write Access

Auto-increment read/write access timing for the GSPI interface is shown in [Figure 4-32](#) to [Figure 4-36](#).

Auto-increment mode is enabled by the setting the **AUTOINC** bit of Command Word 1.

In this mode, multiple Data Words can be read from/written to the device using only one starting address. Each access is initiated by a HIGH-to-LOW transition of the \overline{CS} pin, and consists of two Command Words and one or more Data Words. The internal address is automatically incremented after the first read or write Data Word, and continues to increment until the read or write access is terminated by a LOW-to-HIGH transition of the \overline{CS} pin.

Note: Writing to **CONTROL_REG** using Auto-increment access is not allowed.

The maximum interface clock rate is 27MHz and the inter-command delay time is a minimum of 3 SCLK clock cycles.

For read access, the time from the last bit of the second Command Word to the start of the data output of the first Data Word as defined by t_5 will be no less than 4 SCLK cycles at 27MHz. All subsequent read data accesses will not be subject to this delay during an Auto-Increment read.




Figure 4-32: GSPI Write Timing—Auto-Increment with Loop-Through Operation (default)




Figure 4-33: GSPI Write Timing—Auto-Increment with GSPI Link Disable Operation




Figure 4-34: GSPI Write Timing—Auto-Increment with Bus-Through Operation




Figure 4-35: GSPI Read Timing—Auto-Increment Read with Loop-Through Operation (default)




Figure 4-36: GSPI Read Timing—Auto-Increment Read with Bus-through Operation

4.10.9 Setting a Device Unit Address

Multiple (up to 32) GS12142 devices can be connected to a common Chip Select (\overline{CS}) in Loop-Through or Bus-Through operation.

To ensure that each device selected by a common \overline{CS} can be separately addressed, a unique Unit Address must be programmed by the host processor at start-up as part of system initialization or following a device reset.

Note: By default at power up or after a device reset, the **DEV_UNIT_ADDRESS** of each device is set to 0_h and the SDIN→SDOUT non-clocked loop-through for each device is enabled.

These are the steps required to set the **DEV_UNIT_ADDRESS** of devices in a chain to values other than 0:

- 1) Write to Unit Address 0 selecting **CONTROL_REG** (ADDRESS = 0), with the **GSPI_LINK_DISABLE** bit set to 1 and the **DEV_UNIT_ADDRESS** field set to 0. This disables the direct SDIN→SDOUT non-clocked path for all devices on chip select.
- 2) Write to Unit Address 0 selecting **CONTROL_REG** (ADDRESS = 0), with the **GSPI_LINK_DISABLE** bit set to 0 and the **DEV_UNIT_ADDRESS** field set to a unique Unit Address. This configures **DEV_UNIT_ADDRESS** for the first device in the chain. Each subsequent such write to Unit Address 0 will configure the next device in the chain. If there are 32 devices in a chain, the last (32nd) device in the chain must use **DEV_UNIT_ADDRESS** value 0.
- 3) Repeat step 2 using new, unique values for the **DEV_UNIT_ADDRESS** field in **CONTROL_REG** until all devices in the chain have been configured with their own unique Unit Address value.

Note: $t_{cmd_GSPI_conf}$ delay must be observed after every write that modifies **CONTROL_REG**.

All connected devices receive this command (by default the Unit Address of all devices is 0), and the Loop-Through operation will be re-established for all connected devices.

Once configured, each device will only respond to Command Words with a UNIT ADDRESS field matching the **DEV_UNIT_ADDRESS** in **CONTROL_REG**.

Note: Although the Loop-Through and Bus-Through configurations are compatible with previous generation GSPI enabled devices (backward compatibility), only devices supporting Unit Addressing can share a chip select. All devices on any single chip select must be connected in a contiguous chain with only the last device's SDOUT connected to the application host processor. Multiple chains configured in Bus-Through mode can have their final SDOUT outputs connected to a single application host processor input.

4.10.10 Default GSPI Operation

By default at power up or after a device reset, the GS12142 is set for Loop-Through Operation and the internal **DEV_UNIT_ADDRESS** field of the device is set to 0.

Figure 4-37 shows a functional block diagram of the Configuration and Status Register (CSR) map in the GS12142.




Figure 4-37: Internal Register Map Functional Block Diagram

The steps required for the application host processor to write to the Configuration and Status Registers via the GSPI, are as follows:

- 1) Set Command Word 1 for write access ($R/\overline{W} = 0$); set Auto Increment; set the Unit Address field in the Command Word 1 to match the configured **DEV_UNIT_ADDRESS** which will be zero after power-up. Set the Register Address bits in Command Word 1 to match the upper 7 bits of the register address to be accessed. Set the bits in Command Word 2 to match the lower 16 bits of the register address to be accessed. Write Command Word 1 and Command Word 2.
- 2) Write the Data Word to be written to the first register.
- 3) Write the Data Word to be written to the next register in Auto Increment mode, etc.

Read access is the same as the above with the exception of step 1, where the Command Word 1 is set for read access ($R/\overline{W} = 1$).

Note: The UNIT ADDRESS field of Command Word 1 must always match **DEV_UNIT_ADDRESS** for an access to be accepted by the device. Changing **DEV_UNIT_ADDRESS** to a value other than 0 is only required if multiple devices are connected to a single chip select (in Loop-Through or Bus-Through configuration).

4.10.11 Clear Sticky Counts Through Four Way Handshake

There are four sticky counters that keep count of changes in status of primary carrier detect, secondary carrier detect (SDI input only), rate changes, and lock changes. The counters can be read from the following four parameters in register 84_h and 85_h: **STAT_CNT_PRI_CD_CHANGES**, **STAT_CNT_SEC_CD_CHANGES** (SDI input only), **STAT_CNT_RATE_CHANGES**, and **STAT_CNT_PLL_LOCK_CHANGES**. The counters saturate at 255 (FF_h) and must be cleared before additional status changes can be counted. The following four way handshake procedures clears the counters.

- 1) Poll **STAT_CLEAR_COUNTS_STATUS** parameter until equal to 0 (idle), then set **CTRL_CLEAR_COUNTS** = 1 (clear sticky counts).
- 2) Poll **STAT_CLEAR_COUNTS_STATUS** parameter until equal to 2 (cleared), then reset **CTRL_CLEAR_COUNTS** to 0.

The device will now reset **STAT_CLEAR_COUNTS_STATUS** to 0 (idle) and the clearing process can be repeated at any time.

4.10.12 Device Power Up Sequence

The power supply should be designed so all rails reach a minimum of 90% of the specified rail voltage at the same time. If this is not possible, ensure *VCC_DDI* reaches this level first. There is no minimum time required between other power supply rails.

4.10.12.1 Device Initialization Sequence

The steps below must be followed after the device is powered on, or after a device reset.

Additional detail on each step can be found in the timing diagram shown in [Figure 4-38](#). Where applicable, steps listed below are indicated by the letters A through E in brackets. These letters highlight the location of the step in [Figure 4-38](#).

Note: For additional instruction on loading the Semtech provided configuration (if applicable) see the Serial Routing and Distribution Product Configuration Loading Procedure Application Note (PDS-061176).

1. Power on or reset the device.
Note: See [Section 4.10.13](#) for more information about performing a device reset through the host interface.
2. Wait 5.11ms (A to B).
3. If multiple devices operating in either Loop-Through or Bus-Through configuration share the same chip select line, configure GSPI unit addresses as described in [Section 4.10.9](#).
Note: Optionally, this step may be skipped if all devices using the same chip select line are identical.
4. Read Device ID from register 0x0001, and compare to the values in the Device ID column of [Table 4-13](#) to determine if configuration loading is required.

5. Load the specified configuration (if applicable) by writing the data values to each address specified in the Semtech-provided file (C).

Note: If multiple devices operating in either Loop-Through or Bus-Through configuration share the same chip select line, and have the same required configuration indicated in Table 4-13, set the B'CAST ALL bit in the GSPI COMMAND 1 word to broadcast the configuration to all devices using the active chip select line.
6. Wait 5 ms (D).
7. Confirm the Configuration has been successfully loaded by comparing the values in registers 0x81 and 0x82 to those shown in the "Configuration Load Verification Register Value" column of Table 4-13.
8. If there are multiple devices operating in either Loop-Through or Bus-Through configuration sharing the same chip select line, configure unique GSPI unit addresses as described in Section 4.10.9 if not already done in Step 3 (E).
9. Normal operation begins (E).




Figure 4-38: Power-Up Sequence.

Table 4-13: Device Initialization Configurations

Product	Device ID Read Address 0x0001 (15:0)	Required Configuration	Configuration Load Verification Register Address	Configuration Load Verification Register Value
GS12150	0x7640 or 0x7648		0x81	0x0545
GS12142	0x6E44 or 0x6E4C	GS122XX_Config_5_E_0_1		
GS12182	0x5044 or 0x504C		0x82	0x0001
GS12241	0x6E30 or 0x6E38			
GS12281	0x5030 or 0x5038	Not Required		N/A
GS12090	0x6AB0			

Note: If you read a Device ID number that does not appear in this chart, please contact your local Semtech FAE for assistance.

4.10.13 Host Initiated Device Reset

The GS12142 includes a reset function accessible via the device's host interface, which reverts all internal logic and register values to their default values.

The device can be reset with a single write of AD00_h to the **RESET_CONTROL** bits of the **CONTROL_RESET** register, which will assert and de-assert the device reset within the duration of the GSPI write access Data Word.

The device can be placed and held in reset by writing AA00_h to the **RESET_CONTROL** bits of the **CONTROL_RESET** register. Subsequent writes of DD00_h to the **RESET_CONTROL** bits will de-assert device reset.

The current state of user-initiated device reset can be read from the **RESET_CONTROL** bits of **CONTROL_RESET** register.

While in reset, host interface access to any other register will not be functional and all logic and configuration registers will be in reset state. While in reset, output behaviour is undefined. The digital logic and registers within the device will exit the reset state 5.11ms after device reset is de-asserted.

Please see [Section 4.10.12.1 Device Initialization Sequence](#) for the required steps to initialize the device after a host initiated reset has been performed.

5. Register Map

The host interface on the GS12142 provides users complete control of key features such as GPIO configuration, PLL loop bandwidth settings, re-time parameters, carrier detection, trace and cable equalizer control, bypass modes, output swing controls, mute functions, pre-emphasis control and many others.

It also includes a wide selection of Status registers which allow the user to read back several key metrics of information from the GS12142 to add more flexibility to their designs. [Section 5.1](#) to [Section 5.3](#) cover each Control and Status register in detail.

5.1 Control Registers

Table 5-1: Control Registers

GSPI Address _h	Register Name	R/W
0	CONTROL_REG	RW
1	DEVICE_ID	RO
2	RSVD	RW
7F	CONTROL_RESET	RW
3	CONTROL_SLEEP	RW
4	MISC_CNTRL	RW
5	MISC_CFG	RW
6	RATE_DETECT_MODE	RW
7	RATE_DETECT_CFG	RW
CDR Configuration		
8	RSVD	RW
9	FACTORY_CDR_PARAMETERS	RW
0A	PLL_LOOP_BANDWIDTH_0	RW
0B	PLL_LOOP_BANDWIDTH_1	RW
0C	PLL_LOOP_BANDWIDTH_2	RW
0D	PLL_LOOP_BANDWIDTH_3	RW
0E to 0F	RSVD	RW
GPIO Configuration		
10	GPIO0_CFG	RW
11	GPIO1_CFG	RW

Table 5-1: Control Registers (Continued)

GSPI Address _h	Register Name	R/W
12	GPIO2_CFG	RW
13	GPIO3_CFG	RW
Equalizer Configuration		
14	INPUT_SELECT_CTRL	RW
15	CARR_DET_CFG	RW
16	SQUELCH_PARAMETERS	RW
17	CABLE_EQ_BYPASS_MODE	RW
18	INPUT_LAUNCH_SWING_CFG	RW
19 to 1D	RSVD	RW
1E	TREQ0_INPUT_BOOST	RW
1F	TREQ0_CD_HYSTERESIS	RW
20	CD_FILTER_DELAYS_0	RW
21	CD_FILTER_DELAYS_1	RW
22	CD_FILTER_DELAYS_2	RW
23 to 25	RSVD	RW
Output Configuration		
26 to 27	RSVD	RW
28	OUTPUT_PARAM_TD_SD_0	RW
29	OUTPUT_PARAM_TD_SD_1	RW
2A	OUTPUT_PARAM_TD_SD_2	RW
2B	OUTPUT_PARAM_TD_SD_3	RW
2C	OUTPUT_PARAM_TD_HD_0	RW
2D	OUTPUT_PARAM_TD_HD_1	RW
2E	OUTPUT_PARAM_TD_HD_2	RW
2F	OUTPUT_PARAM_TD_HD_3	RW
30	OUTPUT_PARAM_TD_3G_0	RW
31	OUTPUT_PARAM_TD_3G_1	RW
32	OUTPUT_PARAM_TD_3G_2	RW
33	OUTPUT_PARAM_TD_3G_3	RW
34	OUTPUT_PARAM_TD_6G_0	RW
35	OUTPUT_PARAM_TD_6G_1	RW

Table 5-1: Control Registers (Continued)

GSPI Address _h	Register Name	R/W
36	OUTPUT_PARAM_TD_6G_2	RW
37	OUTPUT_PARAM_TD_6G_3	RW
38	OUTPUT_PARAM_TD_12G_0	RW
39	OUTPUT_PARAM_TD_12G_1	RW
3A	OUTPUT_PARAM_TD_12G_2	RW
3B	OUTPUT_PARAM_TD_12G_3	RW
3C to 40	RSVD	RW
41	OUTPUT_PARAM_MUTE_1	RW
42	RSVD	RW
43	OUTPUT_PARAM_MUTE_3	RW
44 to 47	RSVD	RW
Output Control		
48	OUTPUT_SIG_SELECT	RW
49	CONTROL_OUTPUT_MUTE	RW
4A	CONTROL_OUTPUT_DISABLE	RW
4B	CONTROL_OUTPUT_SLEW	RW
4C	CONTROL_RETIMER_BYPASS	RW
4D to 4F	RSVD	RW
Test Functions		
50	PRBS_CHK_CFG	RW
51	PRBS_CHK_CTRL	RW
52	PRBS_GEN_CTRL	RW
53	RSVD	RW
54	EYE_MON_INT_CFG_0	RW
55	EYE_MON_INT_CFG_1	RW
56	EYE_MON_INT_CFG_2	RW
57	EYE_MON_INT_CFG_3	RW
58 to 59	RSVD	RW
5A	EYE_MON_SCAN_CTRL_0	RW
5B	EYE_MON_SCAN_CTRL_1	RW
5C	EYE_MON_SCAN_CTRL_2	RW

Table 5-1: Control Registers (Continued)

GSPI Address _h	Register Name	R/W
5D	EYE_MON_SCAN_CTRL_3	RW
Internal Only Configuration		
5E to 7E	RSVD	—

5.2 Status Registers

Table 5-2: Status Registers

GSPI Address _h	Register Name	R/W
80	RSVD	RW
81	VERSION_0	RW
82	VERSION_1	RW
83	VERSION_2	RW
84	STICKY_COUNTS_0	RW
85	STICKY_COUNTS_1	RW
86	CURRENT_STATUS_0	RW
87	CURRENT_STATUS_1	RW
88	EQ_GAIN_IND	RW
89	PRBS_CHK_ERR_CNT	RW
8A	PRBS_CHK_STATUS	RW
8B	EYE_MON_SCAN_SIZE_OUTPUT	RW
8C	EYE_MON_SHAPE_OUTPUT_0	RW
8D	EYE_MON_SHAPE_OUTPUT_1	RW
8E	EYE_MON_SHAPE_OUTPUT_2	RW
8F	EYE_MON_SHAPE_OUTPUT_3	RW
90	EYE_MON_STATUS	RW
91 to BF	RSVD	RW

5.3 Register Descriptions

Table 5-3: Control Register Descriptions

Address _h	Register Name	Parameter Name	Bit Slice	R/W	Reset Value _h	Description
Device Configuration And Control						
0	CONTROL_REG	RSVD	15	R/W	0	Reserved - do not modify.
		GSPI_LINK_DISABLE	14	R/W	0	0 = Enable loop-through. SDIN pin is looped through to the SDOUT pin. 1 = Disable loop-through. Data appearing at SDIN does not appear at SDOUT, and SDOUT pin is HIGH.
		GSPI_BUS_THROUGH_ENABLE	13	R/W	0	0 = Disable bus-through mode 1 = Enable bus-through mode
		RSVD	12:5	R/W	0	Reserved - do not modify.
		DEV_UNIT_ADDRESS	4:0	R/W	0	Device address programmed by application. See Section 4.10.9 for further information
1	DEVICE_ID	DEVICE_VERSION	15:0	RO	—	This register contains the device's identification, including revision. Contact the local technical sales representative for more details.
2	RSVD	RSVD	15:0	R/W	0	Reserved - do not modify.
7F	CONTROL_RESET	RESET_CONTROL	15:0	R/W	DD00	Device Reset, Reverts all internal logic and register values to defaults. Write Values: AA00 _h = Asserts device reset DD00 _h = De-assert device reset AD00 _h = Assert/de-assert device reset in a single write Read Values: AA00 _h = User-initiated reset is asserted DD00 _h = User-initiated reset is de-asserted See Section 4.10.13 for further information

Table 5-3: Control Register Descriptions (Continued)

Address _h	Register Name	Parameter Name	Bit Slice	R/W	Reset Value _h	Description
3	CONTROL_SLEEP	RSVD	15:2	R/W	0	Reserved - do not modify.
		CTRL_MANUAL_SLEEP	1	R/W	0	Sleep manual mode control: 0 = Never Sleep 1 = Always Sleep Controls sleep mode when auto sleep (CTRL_AUTO_SLEEP) is disabled.
		CTRL_AUTO_SLEEP	0	R/W	1	Sleep auto mode control: 0 = Disable auto sleep mode 1 = Enable auto sleep mode If CTRL_AUTO_SLEEP = 0 (manual sleep mode), then CTRL_MANUAL_SLEEP controls sleep. If CTRL_AUTO_SLEEP = 1 (auto sleep mode), sleep is automatically entered on loss of signal at the selected input.
4	MISC_CNTRL	RSVD	15:1	R/W	0	Reserved - do not modify.
		CTRL_CLEAR_COUNTS	0	R/W	0	Clear sticky counts control register. 0 = no action 1 = clear sticky counts. Part of a four way handshake with STAT_CLEAR_COUNTS_STATUS. See Section 4.10.11 for more details on implementing the four way handshake for this operation.
5	MISC_CFG	RSVD	15:4	R/W	0	Reserved - do not modify.
		CFG_SLEEP_OUTPUT1_MUTE	3	R/W	0	Controls whether trace driver (DDO1) is muted or disabled (powered down) during sleep: 0 = disable (power down) output during sleep. 1 = mute output during sleep.
		CFG_SLEEP_OUTPUT0_MUTE	2	R/W	0	Controls whether trace driver (DDO0) is muted or disabled (powered down) during sleep: 0 = disable (power down) output during sleep. 1 = mute output during sleep.
		RSVD	1:0	R/W	1	Reserved - do not modify.

Table 5-3: Control Register Descriptions (Continued)

Address _h	Register Name	Parameter Name	Bit Slice	R/W	Reset Value _h	Description
CDR Configuration						
		RSVD	15	R/W	0	Reserved - do not modify.
		CFG_RATE_ENA_10G	14	RW	0	10G auto rate detection enable: 0 = Disable rate 1 = Enable rate Note: This parameter is only applicable to the Trace Equalizer Input (DDI).
		CFG_RATE_ENA_12G	13	R/W	1	12G auto rate detection enable: 0 = Disable rate 1 = Enable rate Note: This parameter is only applicable to the Trace Equalizer Input (DDI).
		CFG_RATE_ENA_6G	12	R/W	1	6G auto rate detection enable: 0 = Disable rate 1 = Enable rate Note: This parameter is only applicable to the Trace Equalizer Input (DDI).
6	RATE_DETECT_MODE	CFG_RATE_ENA_3G	11	R/W	1	3G auto rate detection enable: 0 = Disable rate 1 = Enable rate Note: This parameter is only applicable to the Trace Equalizer Input (DDI).
		CFG_RATE_ENA_HD	10	R/W	1	HD auto rate detection enable: 0 = Disable rate 1 = Enable rate Note: This parameter is only applicable to the Trace Equalizer Input (DDI).
		CFG_RATE_ENA_SD	9	R/W	1	SD auto rate detection enable: 0 = Disable rate 1 = Enable rate Note: This parameter is only applicable to the Trace Equalizer Input (DDI).
		CFG_RATE_ENA_MADI	8	R/W	0	MADI auto rate detection enable: 0 = Disable rate 1 = Enable rate Note: This parameter is only applicable to the Trace Equalizer Input (DDI).
		RSVD	7:5	R/W	0	Reserved - do not modify.

Table 5-3: Control Register Descriptions (Continued)

Address _h	Register Name	Parameter Name	Bit Slice	R/W	Reset Value _h	Description
6 (Continued)	RATE_DETECT_MODE (Continued)	CFG_MANUAL_RATE	4:1	R/W	0	Manual rate selection. The CDR will only lock to the selected rate if CFG_AUTO_RATE_DETECT_ENA = 0: 0 = Bypass cable equalizer and CDR for low data rates (SDI input only). 1 = MADI 2 = SD 3 = HD 4 = 3G 5 = 6G 6 = 12G 7 = 10G.
		CFG_AUTO_RATE_DETECT_ENA	0	R/W	1	Set or disable auto rate detection mode for the CDR. 0 = Disable auto rate detection 1 = Enable auto rate detection When automatic rate detection is disabled (CFG_AUTO_RATE_DETECT_ENA = 0), the rate is set by CFG_MANUAL_RATE. Note: If using manual rate selection while DDI is the selected input, the host should set CFG_MANUAL_RATE to 1 through 7 first, then set CFG_AUTO_RATE_ENA = 0.

Table 5-3: Control Register Descriptions (Continued)

Address _h	Register Name	Parameter Name	Bit Slice	R/W	Reset Value _h	Description
7	RATE_DETECT_CFG	RSVD	15:5	R/W	0	Reserved - do not modify.
		CFG_RD_SD_MADI_THRESHOLD	4	R/W	0	Select data rate threshold between SD and MADI: 0 = 181Mb/s 1 = 198Mb/s Note: This parameter is only applicable to the cable equalizer input (SDI).
		CFG_RD_MADI_LTMADI_DATADIV	3:2	R/W	0	CFG_RD_SD_MADI_THRESHOLD and CFG_RD_MADI_LTMADI_DATADIV (bit slice [3:0]) determines the rate detection threshold between MADI and <MADI rates. The following threshold settings are available: 0x0 = 53Mb/s 0x2 = 32Mb/s 0x3 = 79Mb/s (default) 0x6 = 63Mb/s 0x9 = 48Mb/s 0xA = 95Mb/s 0xC = 111Mb/s 0x1, 0x4, 0x5, 0x7, 0x8, 0xB, 0xD, and 0xE = Reserved - do not use. Note: This parameter is only applicable to the cable equalizer input (SDI).
		CFG_RD_MADI_LTMADI_CLKDIV	1:0	R/W	3	See CFG_RD_MADI_LTMADI_DATADIV. Note: This parameter is only applicable to the cable equalizer input (SDI).
8	RSVD	RSVD	15:0	R/W	3	Reserved - do not modify.
9	FACTORY_CDR_PARAMETERS	RSVD	15:2	R/W	61C	Reserved - do not modify.
		CFG_MIN_LBW	1	R/W	0	To maximize loop bandwidth of PLL and consequently IJT of CDR, set this parameter to 0.
		RSVD	0	R/W	0	Reserved - do not modify.

Table 5-3: Control Register Descriptions (Continued)

Address _h	Register Name	Parameter Name	Bit Slice	R/W	Reset Value _h	Description
		RSVD	15:13	R/W	0	Reserved - do not modify.
0A	PLL_LOOP_BANDWIDTH_0	CFG_PLL_LBW_12G	12:8	R/W	8	<p>Configure PLL loop bandwidth in terms of ratio to nominal loop bandwidth 'x' (see Table 2-3).</p> <p>11.88Gb/s (12G) loop bandwidth setting:</p> <p>0x00 = Reserved - do not use 0x01 = 0.0625x 0x02 = 0.125x 0x03 = 0.1875x 0x04 = 0.25x 0x05 = 0.3125x 0x06 = 0.375x 0x07 = 0.4375x 0x08 = 0.5x 0x09 = 0.5625x 0x0A = 0.625x 0x0B = 0.6875x 0x0C = 0.75x 0x0D = 0.8125x 0x0E = 0.875x 0x0F = 0.9375x 0x10 to 0x1B = Reserved - do not use 0x1C = 1.0x (nominal) 0x1D = 1.0625x 0x1E = 1.125x 0x1F = 1.1875x</p>
		RSVD	7:5	R/W	0	Reserved - do not modify.
		CFG_PLL_LBW_6G	4:0	R/W	8	<p>Configure 5.94Gb/s (6G) PLL loop bandwidth in terms of ratio to nominal loop bandwidth 'x' (see Table 2-3). See CFG_PLL_LBW_12G parameter for available settings.</p>

Table 5-3: Control Register Descriptions (Continued)

Address _h	Register Name	Parameter Name	Bit Slice	R/W	Reset Value _h	Description
0B	PLL_LOOP_BANDWIDTH_1	RSVD	15:13	R/W	0	Reserved - do not modify.
		CFG_PLL_LBW_3G	12:8	R/W	8	Configure 2.97Gb/s (3G) PLL loop bandwidth in terms of ratio to nominal loop bandwidth 'x' (see Table 2-3). See CFG_PLL_LBW_12G parameter for available settings.
		RSVD	7:5	R/W	0	Reserved - do not modify.
		CFG_PLL_LBW_HD	4:0	R/W	8	Configure 1.485Gb/s (HD) PLL loop bandwidth in terms of ratio to nominal loop bandwidth 'x' (see Table 2-3). See CFG_PLL_LBW_12G parameter for available settings.
0C	PLL_LOOP_BANDWIDTH_2	RSVD	15:13	R/W	0	Reserved - do not modify.
		CFG_PLL_LBW_SD	12:8	R/W	1C	Configure 270Mb/s (SD) PLL loop bandwidth in terms of ratio to nominal loop bandwidth 'x' (see Table 2-3). See CFG_PLL_LBW_12G parameter for available settings.
		RSVD	7:5	R/W	0	Reserved - do not modify.
		CFG_PLL_LBW_MADI	4:0	R/W	8	Configure 125Mb/s (MADI) PLL loop bandwidth in terms of ratio to nominal loop bandwidth 'x' (see Table 2-3). See CFG_PLL_LBW_12G parameter for available settings.
0D	PLL_LOOP_BANDWIDTH_3	RSVD	15:5	R/W	0	Reserved - do not modify.
		CFG_PLL_LBW_10G	4:0	R/W	8	Configure 10.3125Gb/s (10GbE) PLL loop bandwidth in terms of ratio to nominal loop bandwidth 'x' (see Table 2-3). See CFG_PLL_LBW_12G parameter for available settings.
0E to 0F	RSVD	RSVD	15:0	R/W	0	Reserved - do not modify.

Table 5-3: Control Register Descriptions (Continued)

Address _h	Register Name	Parameter Name	Bit Slice	R/W	Reset Value _h	Description
GPIO Configuration						
		RSVD	15:9	R/W	0	Reserved - do not modify.
		CFG_GPIO0_OUTPUT_ENA	8	R/W	1	GPIO0 buffer mode control. 0 = GPIO pin is configured as an input (tri-stated / high impedance). 1 = GPIO pin is configured as an output.
10	GPIO0_CFG	CFG_GPIO0_FUNCTION	7:0	R/W	80	<p>Function select for GPIO0 pin.</p> <p>GPIO0 output functions: 0x00 = Output driven LOW 0x01 = Output driven HIGH 0x02 = PLL lock status (HIGH — PLL locked) 0x03 to 0x7F = Reserved - do not use. 0x80 = LOS equivalent to inverse of STAT_PRI_CD of the selected input (Default mode for GPIO0) 0x81 = Carrier detect status of the selected input (STAT_PRI_CD for trace equalizer input (DDI) and STAT_SEC_CD for cable equalizer input (SDI)) 0x82 = Sleep mode status (HIGH — Device in sleep mode) 0x83 = HIGH for SD, LOW for all other rates. 0x84 = Rate detected [0] 0x85 = Rate detected [1] 0x86 = Rate detected [2]</p> <p>Note: To have full rate range using the GPIO rate detect function, one GPIO pin must be used for each Rate Detect bit[2:0]. Please see Table 4-4: Detected Data Rates for the indication values.</p> 0x87 to 0xFF = Reserved - do not use. <p>GPIO0 input functions: 0x00 to 0x80 = Reserved - do not use. 0x81 = DDO0 disable control (HIGH — disable) 0x82 = DDO1 disable control (HIGH — disable) 0x83 = Reserved - do not modify. 0x84 = Cable equalizer bypass enable (HIGH — Bypass enabled, SDI input only) 0x85 = Retimer bypass enable (HIGH — Bypass enabled) 0x86 = Sleep control (HIGH — Sleep) 0x87 = Input select. HIGH = DDI/LOW = SDI 0x88 = Input Select Strobe 0x89 to 0xFF = Reserved - do not use.</p>

Table 5-3: Control Register Descriptions (Continued)

Address _h	Register Name	Parameter Name	Bit Slice	R/W	Reset Value _h	Description
		RSVD	15:9	R/W	0	Reserved - do not modify.
11	GPIO1_CFG	CFG_GPIO1_OUTPUT_ENA	8	R/W	1	GPIO1 buffer mode control. See GPIO0_CFG : CFG_GPIO0_OUTPUT_ENA parameter for description and available settings. Default mode: Output
		CFG_GPIO1_FUNCTION	7:0	R/W	2	Function select for GPIO1 pin. See GPIO0_CFG : CFG_GPIO0_FUNCTION parameter for description and available settings. Default Function: 0x02 = PLL lock status
		RSVD	15:9	R/W	0	Reserved - do not modify.
12	GPIO2_CFG	CFG_GPIO2_OUTPUT_ENA	8	R/W	0	GPIO2 buffer mode control. See GPIO0_CFG : CFG_GPIO0_OUTPUT_ENA parameter for description and available settings. Default mode: Input
		CFG_GPIO2_FUNCTION	7:0	R/W	87	Function select for GPIO2 pin. See GPIO0_CFG : CFG_GPIO0_FUNCTION parameter for description and available settings. Default Function: 0x87 = Input Select
		RSVD	15:9	R/W	0	Reserved - do not modify.
13	GPIO3_CFG	CFG_GPIO3_OUTPUT_ENA	8	R/W	0	GPIO3 buffer mode control. See GPIO0_CFG : CFG_GPIO0_OUTPUT_ENA parameter for description and available settings. Default mode: Input
		CFG_GPIO3_FUNCTION	7:0	R/W	82	Function select for GPIO3 pin. See GPIO0_CFG : CFG_GPIO0_FUNCTION parameter for description and available settings. Default Function: 0x82 = DDO1 disable control (HIGH disable)

Table 5-3: Control Register Descriptions (Continued)

Address _h	Register Name	Parameter Name	Bit Slice	R/W	Reset Value _h	Description
Trace Equalizer Configuration						
		RSVD	15:10	R/W	0	Reserved - do not modify.
		CTRL_STANDBY_CD_POWERDOWN	9	R/W	1	Manual standby input carrier detect control: 0 = Standby input carrier detect is powered up. 1 = Standby input carrier detect is powered down. Controls if the standby input carrier detection is powered up or powered down.
		RSVD	8:3	R/W	20	Reserved - do not modify
14	INPUT_SELECT_CTRL	CTRL_INPUT_SEL_MODE	2:1	R/W	0	Configure input select mode: 0 = pin mode 1 = HICM (Host Interface Control Mode). 2 = Reserved - do not use. 3 = HICM (Strobed). Note: The host should configure one of the GPIO pins for input select before selecting mode 0.
		CTRL_INPUT_SEL	0	R/W	1	Selects input in immediate and strobed Host Interface Mode: 0 = Select SDI 1 = Select DDI Note: Usage depends on value of CTRL_INPUT_SEL_MODE. See Section 4.2.1 for more details.
		RSVD	15:1	R/W	0	Reserved - do not modify.
15	CARR_DET_CFG	CFG_SEC_CD_INCL_CLI_SQUELCH	0	R/W	0	Enable or disable squelch control conditions for deriving secondary carrier detection (LOS) status for cable equalizer (SDI) input. 0 = Ignore CLI squelch. 1 = Take into account CLI squelch. Note: This parameter is only applicable to the cable equalizer input (SDI).

Table 5-3: Control Register Descriptions (Continued)

Address _h	Register Name	Parameter Name	Bit Slice	R/W	Reset Value _h	Description
16	SQUELCH PARAMETERS	RSVD	15	R/W	0	Reserved - do not modify.
		CFG_CLI_SQUELCH_THRESHOLD	14:8	R/W	40	Set the input signal squelch threshold. Range = 0 to 64 _d (64 _d is max cable reach determined for specific rate, cable type, and launch swing compensation). Note: This parameter is only applicable to the cable equalizer input (SDI).
		RSVD	7	R/W	0	Reserved - do not modify.
		CFG_CLI_SQUELCH_HYSTERESIS	6:0	R/W	2	Set the input signal squelch hysteresis Range: 1 to 30 _d Note: This parameter is only applicable to the cable equalizer input (SDI).
17	CABLE EQ_BYPASS_MODE	RSVD	15:2	R/W	0	Reserved - do not modify.
		CTRL_CEQ_MANUAL_BYPASS	1	R/W	0	Controls cable equalizer (CEQ) bypass when auto CEQ bypass is disabled (CTRL_CEQ_AUTO_BYPASS= 0). 0 = Cable equalizer never bypassed 1 = Cable equalizer always bypassed Note: This parameter is only applicable to the cable equalizer input (SDI).
		CTRL_CEQ_AUTO_BYPASS	0	R/W	1	Auto cable equalizer bypass mode control: 0 = Disable auto mode 1 = Enable auto mode When CFG_CEQ_AUTO_BYPASS = 0, CEQ bypass is controlled by CFG_CEQ_BYPASS_MANUAL. Note: This parameter is only applicable to the cable equalizer input (SDI).
18	INPUT_LAUNCH_SWING_CFG	RSVD	15:7	R/W	0	Reserved - do not modify.
		CFG_CEQ_INPUT_LAUNCH_SWING_COMP	6:0	R/W	50	Input launch swing compensation setting in units of 10 mV _{ppd} . Default setting of 80 _d (0x50) corresponds to 800mV. Default for upstream SMPTE compliant cable drivers operating at 800mV 10%. Note: This parameter is only applicable to the cable equalizer input (SDI).
19	RSVD	RSVD	15:0	R/W	1	Reserved - do not modify.
1A	RSVD	RSVD	15:0	R/W	14	Reserved - do not modify.
1B	RSVD	RSVD	15:0	R/W	1	Reserved - do not modify.
1C	RSVD	RSVD	15:0	R/W	4	Reserved - do not modify.
1D	RSVD	RSVD	15:0	R/W	0	Reserved - do not modify.

Table 5-3: Control Register Descriptions (Continued)

Address _h	Register Name	Parameter Name	Bit Slice	R/W	Reset Value _h	Description
1E	TREQ0_INPUT_BOOST	RSVD	15:5	R/W	0	Reserved - do not modify.
		CFG_TREQ0_BOOST	4:1	R/W	2	Trace equalizer input boost setting. 0 = Bypass equalization stage 1 to 8 = 1 to 17dB of insertion loss at 5.94GHz (see Figure 4-2). Bypass is the minimum boost setting; boost 8 is maximum boost setting. Note: This parameter is only applicable to the trace equalizer input (DDI).
		CFG_TREQ0_CD_BOOST	0	R/W	0	Selects boost level applied to DDI input signal for carrier detection function only. 0 = Sets to boost 8 (See Figure 4-2) 1 = Use CFG_TREQ0_BOOST setting Note: This parameter is only applicable to the trace equalizer input (DDI).
1F	TREQ0_CD_HYSTERESIS	RSVD	15:8	R/W	0	Reserved - do not modify.
		CFG_TREQ0_CD_ASSERT_THRESH	7:4	R/W	4	Sets assert threshold for trace equalizer input carrier detect. 0 to 15 _d , where 0 is minimum threshold and 15 _d is maximum threshold (see Figure 4-3). Note: This parameter is only applicable to the trace equalizer input (DDI).
		CFG_TREQ0_CD_DEASSERT_THRESH	3:0	R/W	3	Sets deassert threshold for trace equalizer input carrier detect. 0 to 15 _d , where 0 is minimum threshold and 15 _d is maximum threshold (see Figure 4-3). Note: This parameter is only applicable to the trace equalizer input (DDI).
20	CD_FILTER_DELAYS_0	CFG_CD_FILTER_SAMPLE_WIN	7:0	R/W	3	Reserved - do not modify. Cable equalizer input carrier detect filter sample window period in clock cycles. Sample window size is this value plus 1 clock cycle. Valid Range: 0x03 to 0xFF See Section 4.2.2.3 for details. Note: The parameter is only applicable to the cable equalizer input (SDI).

Table 5-3: Control Register Descriptions (Continued)

Address _h	Register Name	Parameter Name	Bit Slice	R/W	Reset Value _h	Description
		RSVD	15:10	R/W	0	Reserved - do not modify.
21	CD_FILTER_DELAYS_1	CFG_CD_FILTER_DEASSERT_CNT	9:0	R/W	F	Number of samples required for detecting cable equalizer input carrier detect de-assertion: Valid Range: 0x00 to 0x3FF See Section 4.2.2.3 for details. Note: The parameter is only applicable to the cable equalizer input (SDI)
		RSVD	15:10	R/W	0	Reserved - do not modify.
22	CD_FILTER_DELAYS_2	CFG_CD_FILTER_ASSERT_CNT	9:0	R/W	3FF	Number of samples required for detecting cable equalizer input carrier detect assertion: Valid Range: 0x00 to 0x3FF See Section 4.2.2.3 for details. Note: The parameter is only applicable to the cable equalizer input (SDI)
23 to 25	RSVD	RSVD	15:0	R/W	0	Reserved - do not modify.

Table 5-3: Control Register Descriptions (Continued)

Address _h	Register Name	Parameter Name	Bit Slice	R/W	Reset Value _h	Description
Output Configuration						
26 to 27	RSVD	RSVD	15:0	R/W	0	Reserved - do not modify.
		RSVD	15:13	R/W	0	Reserved - do not modify.
		CFG_OUTPUT1_TD_SD_PREEMPH_WIDTH	12:8	R/W	2	Configure the SD rate pre-emphasis pulse width on trace driver output1 (DDO1). Range: 0 to 15 _d . Adjust the pre-emphasis pulse width to better match the channel loss response shape. Note: By default, the trace driver SD settings are applied for all rates (see CTRL_OUTPUT1_TRDR_PER_RATE for per rate setting).
		RSVD	7	R/W	0	Reserved - do not modify.
28	OUTPUT_PARAM_TD_SD_0	CFG_OUTPUT1_TD_SD_PREEMPH_PWRDWN	6	R/W	0	Power down the SD rate pre-emphasis on trace driver output1 (DDO1). 0 = Pre-emphasis driver powered up (pre-emphasis enabled). 1 = Pre-emphasis driver powered down (pre-emphasis disabled). Note: By default, the trace driver SD settings are applied for all rates (see CTRL_OUTPUT1_TRDR_PER_RATE for per rate setting).
		CFG_OUTPUT1_TD_SD_PREEMPH_AMPL	5:0	R/W	1	Configure the SD rate pre-emphasis amplitude on trace driver output1 (DDO1). Range: 0 to 50 _d . Adjust the pre-emphasis pulse amplitude to better match the channel loss at Nyquist. Note: By default, the trace driver SD settings are applied for all rates (see CTRL_OUTPUT1_TRDR_PER_RATE for per rate setting).

Table 5-3: Control Register Descriptions (Continued)

Address _h	Register Name	Parameter Name	Bit Slice	R/W	Reset Value _h	Description
		RSVD	15:14	R/W	0	Reserved - do not modify.
29	OUTPUT_PARAM_TD_SD_1	CFG_OUTPUT1_TD_SD_DRIVER_SWING	13:8	R/W	11	<p>Configure the SD rate amplitude on trace driver output1 (DDO1). amplitude. Range: 0 to 40_d.</p> <p>Adjust the differential trace driver amplitude. The default value produces an amplitude of 400mVppd.</p> <p>Note: By default, the trace driver SD settings are applied for all rates (see CTRL_OUTPUT1_TRDR_PER_RATE for per rate setting).</p>
		RSVD	7:0	R/W	70	Reserved - do not modify.
		RSVD	15:13	R/W	0	Reserved - do not modify.
		CFG_OUTPUT0_TD_SD_PREEMPH_WIDTH	12:8	R/W	2	<p>Configure the SD rate pre-emphasis pulse width on trace driver output0 (DDO0). Range: 0 to 15_d.</p> <p>Adjust the pre-emphasis pulse width to better match the channel loss response shape.</p> <p>Note: By default, the trace driver SD settings are applied for all rates (see CTRL_OUTPUT0_TRDR_PER_RATE for per rate setting).</p>
		RSVD	7	R/W	0	Reserved - do not modify.
2A	OUTPUT_PARAM_TD_SD_2	CFG_OUTPUT0_TD_SD_PREEMPH_PWRDWN	6	R/W	0	<p>Power down the SD rate pre-emphasis on trace driver output0 (DDO0). 0 = Pre-emphasis driver powered up (pre-emphasis enabled). 1 = Pre-emphasis driver powered down (pre-emphasis disabled).</p> <p>Note: By default, the trace driver SD settings are applied for all rates (see CTRL_OUTPUT0_TRDR_PER_RATE for per rate setting).</p>
		CFG_OUTPUT0_TD_SD_PREEMPH_AMPL	5:0	R/W	1	<p>Configure the SD rate pre-emphasis amplitude on trace driver output0 (DDO0). Range: 0 to 50_d.</p> <p>Adjust the pre-emphasis pulse amplitude to better match the channel loss at Nyquist.</p> <p>Note: By default, the trace driver SD settings are applied for all rates (see CTRL_OUTPUT0_TRDR_PER_RATE for per rate setting).</p>

Table 5-3: Control Register Descriptions (Continued)

Address _h	Register Name	Parameter Name	Bit Slice	R/W	Reset Value _h	Description
		RSVD	15:14	R/W	0	Reserved - do not modify.
2B	OUTPUT_PARAM_TD_SD_3	CFG_OUTPUT0_TD_SD_DRIVER_SWING	13:8	R/W	11	<p>Configure the SD rate amplitude on trace driver output0 (DDO0). amplitude. Range: 0 to 40_d.</p> <p>Adjust the differential trace driver amplitude. The default value produces an amplitude of 400mV_{ppd}.</p> <p>Note: By default, the trace driver SD settings are applied for all rates (see CTRL_OUTPUT0_TRDR_PER_RATE for per rate setting).</p>
		RSVD	7:0	R/W	70	Reserved - do not modify.
		RSVD	15:13	R/W	0	Reserved - do not modify.
		CFG_OUTPUT1_TD_HD_PREEMPH_WIDTH	12:8	R/W	2	<p>Configure the HD rate pre-emphasis pulse width on trace driver output1 (DDO1). Range: 0 to 15_d.</p> <p>Adjust the pre-emphasis pulse width to better match the channel loss response shape.</p>
		RSVD	7	R/W	0	Reserved - do not modify.
2C	OUTPUT_PARAM_TD_HD_0	CFG_OUTPUT1_TD_HD_PREEMPH_PWRDWN	6	R/W	0	<p>Power down the HD rate pre-emphasis on trace driver output1 (DDO1) 0 = Pre-emphasis driver powered up (pre-emphasis enabled). 1 = Pre-emphasis driver powered down (pre-emphasis disabled).</p>
		CFG_OUTPUT1_TD_HD_PREEMPH_AMPL	5:0	R/W	1	<p>Configure the HD rate pre-emphasis amplitude on trace driver output1 (DDO1). Range: 0 to 50_d.</p> <p>Adjust the pre-emphasis pulse amplitude to better match the channel loss at Nyquist.</p>
		RSVD	15:14	R/W	0	Reserved - do not modify.
2D	OUTPUT_PARAM_TD_HD_1	CFG_OUTPUT1_TD_HD_DRIVER_SWING	13:8	R/W	11	<p>Configure the HD rate amplitude on trace driver output1 (DDO1). amplitude. Range: 0 to 40_d.</p> <p>Adjust the differential trace driver amplitude. The default value produces an amplitude of 400mV_{ppd}.</p>
		RSVD	7:0	R/W	70	Reserved - do not modify.

Table 5-3: Control Register Descriptions (Continued)

Address _h	Register Name	Parameter Name	Bit Slice	R/W	Reset Value _h	Description
2E	OUTPUT_PARAM_TD_HD_2	RSVD	15:13	R/W	0	Reserved - do not modify.
		CFG_OUTPUT0_TD_HD_PREEMPH_WIDTH	12:8	R/W	2	Configure the HD rate pre-emphasis pulse width on trace driver output0 (DDO0). Range: 0 to 15 _d . Adjust the pre-emphasis pulse width to better match the channel loss response shape.
		RSVD	7:7	R/W	0	Reserved - do not modify.
		CFG_OUTPUT0_TD_HD_PREEMPH_PWRDWN	6:6	R/W	0	Power down the HD rate pre-emphasis on trace driver output0 (DDO0) 0 = Pre-emphasis driver powered up (pre-emphasis enabled). 1 = Pre-emphasis driver powered down (pre-emphasis disabled).
2F	OUTPUT_PARAM_TD_HD_3	CFG_OUTPUT0_TD_HD_PREEMPH_AMPL	5:0	R/W	1	Configure the HD rate pre-emphasis amplitude on trace driver output0 (DDO0). Range: 0 to 50 _d . Adjust the pre-emphasis pulse amplitude to better match the channel loss at Nyquist.
		RSVD	15:14	R/W	0	Reserved - do not modify.
		CFG_OUTPUT0_TD_HD_DRIVER_SWING	13:8	R/W	11	Configure the HD rate amplitude on trace driver output0 (DDO0). amplitude. Range: 0 to 40 _d . Adjust the differential trace driver amplitude. The default value produces an amplitude of 400mV _{ppd} .
		RSVD	7:0	R/W	70	Reserved - do not modify.

Table 5-3: Control Register Descriptions (Continued)

Address _h	Register Name	Parameter Name	Bit Slice	R/W	Reset Value _h	Description
30	OUTPUT_PARAM_TD_3G_0	RSVD	15:13	R/W	0	Reserved - do not modify.
		CFG_OUTPUT1_TD_3G_PREEMPH_WIDTH	12:8	R/W	2	Configure the 3G rate pre-emphasis pulse width on trace driver output1 (DDO1). Range: 0 to 15 _d . Adjust the pre-emphasis pulse width to better match the channel loss response shape.
		RSVD	7	R/W	0	Reserved - do not modify.
		CFG_OUTPUT1_TD_3G_PREEMPH_PWRDWN	6	R/W	0	Power down the 3G rate pre-emphasis on trace driver output1 (DDO1) 0 = Pre-emphasis driver powered up (pre-emphasis enabled). 1 = Pre-emphasis driver powered down (pre-emphasis disabled).
31	OUTPUT_PARAM_TD_3G_1	CFG_OUTPUT1_TD_3G_PREEMPH_AMPL	5:0	R/W	1	Configure the 3G rate pre-emphasis amplitude on trace driver output1 (DDO1). Range: 0 to 50 _d . Adjust the pre-emphasis pulse amplitude to better match the channel loss at Nyquist.
		RSVD	15:14	R/W	0	Reserved - do not modify.
		CFG_OUTPUT1_TD_3G_DRIVER_SWING	13:8	R/W	11	Configure the 3G rate amplitude on trace driver output1 (DDO1). amplitude. Range: 0 to 40 _d . Adjust the differential trace driver amplitude. The default value produces an amplitude of 400mV _{ppd} .
		RSVD	7:0	R/W	70	Reserved - do not modify.

Table 5-3: Control Register Descriptions (Continued)

Address _h	Register Name	Parameter Name	Bit Slice	R/W	Reset Value _h	Description
32	OUTPUT_PARAM_TD_3G_2	RSVD	15:13	R/W	0	Reserved - do not modify.
		CFG_OUTPUT0_TD_3G_PREAMPH_WIDTH	12:8	R/W	2	Configure the 3G rate pre-emphasis pulse width on trace driver output0 (DDO0). Range: 0 to 15 _d . Adjust the pre-emphasis pulse width to better match the channel loss response shape.
		RSVD	7	R/W	0	Reserved - do not modify.
		CFG_OUTPUT0_TD_3G_PREAMPH_PWRDWN	6	R/W	0	Power down the 3G rate pre-emphasis on trace driver output0 (DDO0) 0 = Pre-emphasis driver powered up (pre-emphasis enabled). 1 = Pre-emphasis driver powered down (pre-emphasis disabled).
		CFG_OUTPUT0_TD_3G_PREAMPH_AMPL	5:0	R/W	1	Configure the 3G rate pre-emphasis amplitude on trace driver output0 (DDO0). Range: 0 to 50 _d . Adjust the pre-emphasis pulse amplitude to better match the channel loss at Nyquist.
33	OUTPUT_PARAM_TD_3G_3	RSVD	15:14	R/W	0	Reserved - do not modify.
		CFG_OUTPUT0_TD_3G_DRIVER_SWING	13:8	R/W	11	Configure the 3G rate amplitude on trace driver output0 (DDO0). amplitude. Range: 0 to 40 _d . Adjust the differential trace driver amplitude. The default value produces an amplitude of 400mV _{ppd} .
		RSVD	7:0	R/W	70	Reserved - do not modify.

Table 5-3: Control Register Descriptions (Continued)

Address _h	Register Name	Parameter Name	Bit Slice	R/W	Reset Value _h	Description
34	OUTPUT_PARAM_TD_6G_0	RSVD	15:13	R/W	0	Reserved - do not modify.
		CFG_OUTPUT1_TD_6G_PREEMPH_WIDTH	12:8	R/W	2	Configure the 6G rate pre-emphasis pulse width on trace driver output 1 (DDO1). Range: 0 to 15 _d . Adjust the pre-emphasis pulse width to better match the channel loss response shape.
		RSVD	7	R/W	0	Reserved - do not modify.
		CFG_OUTPUT1_TD_6G_PREEMPH_PWRDWN	6	R/W	0	Power down the 6G rate pre-emphasis on trace driver output 1 (DDO1). 0 = Pre-emphasis driver powered up (pre-emphasis enabled). 1 = Pre-emphasis driver powered down (pre-emphasis disabled).
		CFG_OUTPUT1_TD_6G_PREEMPH_AMPL	5:0	R/W	1	Configure the 6G rate pre-emphasis amplitude on trace driver output 1 (DDO1). Range: 0 to 50 _d . Adjust the pre-emphasis pulse amplitude to better match the channel loss at Nyquist.
35	OUTPUT_PARAM_TD_6G_1	RSVD	15:14	R/W	0	Reserved - do not modify.
		CFG_OUTPUT1_TD_6G_DRIVER_SWING	13:8	R/W	11	Configure the 6G rate amplitude on trace driver output 1 (DDO1). Range: 0 to 40 _d . Adjust the differential trace driver amplitude. The default value produces an amplitude of 400mV _{ppd} .
		RSVD	7:0	R/W	70	Reserved - do not modify.

Table 5-3: Control Register Descriptions (Continued)

Address _h	Register Name	Parameter Name	Bit Slice	R/W	Reset Value _h	Description
36	OUTPUT_PARAM_TD_6G_2	RSVD	15:13	R/W	0	Reserved - do not modify.
		CFG_OUTPUT0_TD_6G_PREEMPH_WIDTH	12:8	R/W	2	Configure the 6G rate pre-emphasis pulse width on trace driver output 0 (DDO0). Range: 0 to 15 _d . Adjust the pre-emphasis pulse width to better match the channel loss response shape.
		RSVD	7	R/W	0	Reserved - do not modify.
		CFG_OUTPUT0_TD_6G_PREEMPH_PWRDWN	6	R/W	0	Power down the 6G rate pre-emphasis on trace driver output 0 (DDO0). 0 = Pre-emphasis driver powered up (pre-emphasis enabled). 1 = Pre-emphasis driver powered down (pre-emphasis disabled).
		CFG_OUTPUT0_TD_6G_PREEMPH_AMPL	5:0	R/W	1	Configure the 6G rate pre-emphasis amplitude on trace driver output 0 (DDO0). Range: 0 to 50 _d . Adjust the pre-emphasis pulse amplitude to better match the channel loss at Nyquist.
37	OUTPUT_PARAM_TD_6G_3	RSVD	15:14	R/W	0	Reserved - do not modify.
		CFG_OUTPUT0_TD_6G_DRIVER_SWING	13:8	R/W	11	Configure the 6G rate amplitude on trace driver output 0 (DDO0). Range: 0 to 40 _d . Adjust the differential trace driver amplitude. The default value produces an amplitude of 400mV _{ppd} .
		RSVD	7:0	R/W	70	Reserved - do not modify.

Table 5-3: Control Register Descriptions (Continued)

Address _h	Register Name	Parameter Name	Bit Slice	R/W	Reset Value _h	Description
		RSVD	15:13	R/W	0	Reserved - do not modify.
		CFG_OUTPUT1_TD_12G_PREEMPH_WIDTH	12:8	R/W	2	Configure the 12G/10G rate pre-emphasis pulse width on trace driver output 1 (DDO1). Range: 0 to 15 _d . Adjust the pre-emphasis pulse width to better match the channel loss response shape. Note: When per rate settings are chosen, the trace driver 12G/10G settings are applied for all rates when CDR is unlocked (see CTRL_OUTPUT1_TRDR_PER_RATE for per rate setting).
		RSVD	7	R/W	0	Reserved - do not modify.
38	OUTPUT_PARAM_TD_12G_0	CFG_OUTPUT1_TD_12G_PREEMPH_PWRDWN	6	R/W	0	Power down the 12G/10G rate pre-emphasis on trace driver output 1 (DDO1). 0 = Pre-emphasis driver powered up (pre-emphasis enabled). 1 = Pre-emphasis driver powered down (pre-emphasis disabled). Note: When per rate settings are chosen, the trace driver 12G/10G settings are applied for all rates when CDR is unlocked (see CTRL_OUTPUT1_TRDR_PER_RATE for per rate setting).
		CFG_OUTPUT1_TD_12G_PREEMPH_AMPL	5:0	R/W	1	Configure the 12G/10G rate pre-emphasis amplitude on trace driver output1 (DDO1). Range: 0 to 50 _d . Adjust the pre-emphasis pulse amplitude to better match the channel loss at Nyquist. Note: When per rate settings are chosen, the trace driver 12G/10G settings are applied for all rates when CDR is unlocked (see CTRL_OUTPUT1_TRDR_PER_RATE for per rate setting).

Table 5-3: Control Register Descriptions (Continued)

Address _h	Register Name	Parameter Name	Bit Slice	R/W	Reset Value _h	Description
		RSVD	15:14	R/W	0	Reserved - do not modify.
39	OUTPUT_PARAM_TD_12G_1	CFG_OUTPUT1_TD_12G_DRIVER_SWING	13:8	R/W	11	<p>Configure the 12G/10G rate amplitude on trace driver output1 (DDO1). amplitude. Range: 0 to 40_d.</p> <p>Adjust the differential trace driver amplitude. The default value produces an amplitude of 400mV_{ppd}.</p> <p>Note: When per rate settings are chosen, the trace driver 12G/10G settings are applied for all rates when CDR is unlocked (see CTRL_OUTPUT1_TRDR_PER_RATE for per rate setting).</p>
		RSVD	7:0	R/W	70	Reserved - do not modify.
		RSVD	15:13	R/W	0	Reserved - do not modify.
3A	OUTPUT_PARAM_TD_12G_2	CFG_OUTPUT0_TD_12G_PREEMPH_WIDTH	12:8	R/W	2	<p>Configure the 12G/10G rate pre-emphasis pulse width on trace driver output 0 (DDO0). Range: 0 to 15_d.</p> <p>Adjust the pre-emphasis pulse width to better match the channel loss response shape.</p> <p>Note: When per rate settings are chosen, the trace driver 12G/10G settings are applied for all rates when CDR is unlocked (see CTRL_OUTPUT0_TRDR_PER_RATE for per rate setting)</p>
		RSVD	7	R/W	0	Reserved - do not modify.
		CFG_OUTPUT0_TD_12G_PREEMPH_PWRDWN	6	R/W	0	<p>Power down the 12G/10G rate pre-emphasis on trace driver output 0 (DDO0). 0 = Pre-emphasis driver powered up (pre-emphasis enabled). 1 = Pre-emphasis driver powered down (pre-emphasis disabled).</p> <p>Note: When per rate settings are chosen, the trace driver 12G/10G settings are applied for all rates when CDR is unlocked (see CTRL_OUTPUT0_TRDR_PER_RATE for per rate setting).</p>

Table 5-3: Control Register Descriptions (Continued)

Address _h	Register Name	Parameter Name	Bit Slice	R/W	Reset Value _h	Description
3A (Continued)	OUTPUT_PARAM_TD_12G_2 (Continued)	CFG_OUTPUT0_TD_12G_PREEMPH_AMPL	5:0	R/W	1	Configure the 12G/10G rate pre-emphasis amplitude on trace driver output0 (DDO0). Range: 0 to 50 _d . Adjust the pre-emphasis pulse amplitude to better match the channel loss at Nyquist. Note: When per rate settings are chosen, the trace driver 12G/10G settings are applied for all rates when CDR is unlocked (see CTRL_OUTPUT0_TRDR_PER_RATE for per rate setting).
		RSVD	15:14	R/W	0	Reserved - do not modify.
3B	OUTPUT_PARAM_TD_12G_3	CFG_OUTPUT0_TD_12G_DRIVER_SWING	13:8	R/W	11	Configure the 12G/10G rate amplitude on trace driver output 0 (DDO0). Range: 0 to 40 _d . Adjust the differential trace driver amplitude. The default value produces an amplitude of 400mV _{ppd} . Note: When per rate settings are chosen, the trace driver 12G/10G settings are applied for all rates when CDR is unlocked (see CTRL_OUTPUT0_TRDR_PER_RATE for per rate setting).
		RSVD	7:0	R/W	70	Reserved - do not modify.
3C	RSVD	RSVD	15:0	R/W	342	Reserved - do not modify.
3D	RSVD	RSVD	15:0	R/W	1C90	Reserved - do not modify.
3E	RSVD	RSVD	15:0	R/W	342	Reserved - do not modify.
3F	RSVD	RSVD	15:0	R/W	1C90	Reserved - do not modify.
40	RSVD	RSVD	15:0	R/W	340	Reserved - do not modify.
		RSVD	15:14	R/W	0	Reserved - do not modify.
41	OUTPUT_PARAM_MUTE_1	CFG_OUTPUT1_MUTE_DRIVER_SWING	13:8	R/W	8	Controls the output mute differential latch voltage on output1 (DDO1) trace driver. Default is 8 = ~200mV _{diff} . Increasing the setting may be required for noisy environment, but mute power increases proportionally to mute differential latch voltage. Range: 0 to 63 _d
		RSVD	7:0	R/W	50	Reserved - do not modify.
42	RSVD	RSVD	15:0	R/W	340	Reserved - do not modify.

Table 5-3: Control Register Descriptions (Continued)

Address _h	Register Name	Parameter Name	Bit Slice	R/W	Reset Value _h	Description
		RSVD	15:14	R/W	0	Reserved - do not modify.
43	OUTPUT_PARAM_MUTE_3	CFG_OUTPUT0_MUTE_DRIVER_SWING	13:8	R/W	8	Controls the output mute differential latch voltage on output0 (DDO0) trace driver. Default is 8~200mVdiff. Increasing the setting may be required for noisy environment, but mute power increases proportionally to mute differential latch voltage. Range: 0 to 63 _d
		RSVD	7:0	R/W	50	Reserved - do not modify.
44	RSVD	RSVD	15:0	R/W	342	Reserved - do not modify.
45	RSVD	RSVD	15:0	R/W	1C90	Reserved - do not modify.
46	RSVD	RSVD	15:0	R/W	342	Reserved - do not modify.
47	RSVD	RSVD	15:0	R/W	1C90	Reserved - do not modify.
Output Control						
		RSVD	15:4	R/W	10	Reserved - do not modify.
		CTRL_OUTPUT0_DATA_INVERT	3	R/W	0	Controls optional signal polarity inversion on trace driver output0 (DDO0) when data is selected (CTRL_OUTPUT0_SIGNAL_SEL = 0).
		CTRL_OUTPUT1_DATA_INVERT	2	R/W	0	Controls optional signal polarity inversion on trace driver output1 (DDO1) when data is selected (CTRL_OUTPUT1_SIGNAL_SEL = 0).
48	OUTPUT_SIG_SELECT	CTRL_OUTPUT0_SIGNAL_SEL	1	R/W	0	Select between Data and PRBS generator on output0 (DDO0). 0 = Data 1 = PRBS generator output (PRBS7 or divided version of PRBS generator clock)
		CTRL_OUTPUT1_SIGNAL_SEL	0	R/W	0	Select between data or PRBS generator on output1 (DDO1). 0 = Data 1 = PRBS generator output (PRBS7 or divided version of PRBS generator clock)

Table 5-3: Control Register Descriptions (Continued)

Address _h	Register Name	Parameter Name	Bit Slice	R/W	Reset Value _h	Description
		RSVD	15:6	R/W	0	Reserved - do not modify.
		CTRL_OUTPUT1_AUTO_MUTE_DURING_RATE_SEARCH	5	R/W	0	<p>Selects if device is auto muted during rate search, based on loss of lock at the selected input.</p> <p>1= Mutes DDO1 when CDR is not locked to the applied signal.</p> <p>0= Device does not auto mute.</p> <p>Note: If passing non-standard rates through the device or using the PRBS generator, set this parameter to 0.</p>
		CTRL_OUTPUT0_AUTO_MUTE_DURING_RATE_SEARCH	4	R/W	0	<p>Selects if device is auto muted during rate search, based on loss of lock at the selected input.</p> <p>1= Mutes DDO0 when CDR is not locked to the applied signal.</p> <p>0= Device does not auto mute.</p> <p>Note: If passing non-standard rates through the device or using the PRBS generator, set this parameter to 0.</p>
49	CONTROL_OUTPUT_MUTE	CTRL_OUTPUT1_MANUAL_MUTE	3	R/W	0	<p>Controls mute for trace driver output1 (DDO1) when auto mute (CTRL_OUTPUT1_AUTO_MUTE = 0) is disabled.</p> <p>0 = Unmute output driver</p> <p>1 = Mute output driver.</p>
		CTRL_OUTPUT1_AUTO_MUTE	2	R/W	1	<p>Select automatic or manual mute control for trace driver output1 (DDO1)</p> <p>0 = Disable auto mute mode</p> <p>1 = Enable auto mute mode</p> <p>If CTRL_OUTPUT1_AUTO_MUTE = 0, then CTRL_OUTPUT1_MANUAL_MUTE controls mute for DDO1.</p>
		CTRL_OUTPUT0_MANUAL_MUTE	1	R/W	0	<p>Controls mute for trace driver output0 (DDO0) when auto mute (CTRL_OUTPUT0_AUTO_MUTE = 0) is disabled.</p> <p>0 = Unmute output driver</p> <p>1 = Mute output driver.</p>
		CTRL_OUTPUT0_AUTO_MUTE	0	R/W	1	<p>Select automatic or manual mute control for trace driver output0 (DDO0)</p> <p>0 = Disable auto mute mode</p> <p>1 = Enable auto mute mode</p> <p>If CTRL_OUTPUT0_AUTO_MUTE = 0, then CTRL_OUTPUT0_MANUAL_MUTE controls mute for DDO0.</p>

Table 5-3: Control Register Descriptions (Continued)

Address _h	Register Name	Parameter Name	Bit Slice	R/W	Reset Value _h	Description
		RSVD	15:4	R/W	0	Reserved - do not modify.
4A	CONTROL_OUTPUT_DISABLE	CTRL_OUTPUT1_MANUAL_DISABLE	3	R/W	0	Controls disable for trace driver output1 (DDO1) when auto disable (CTRL_OUTPUT1_AUTO_DISABLE = 0) is disabled. 0 = Enable output driver 1 = Disable (power down) output driver.
		CTRL_OUTPUT1_AUTO_DISABLE	2	R/W	0	Select automatic or manual disable control for trace driver output1 (DDO1) 0 = Disable auto disable mode 1 = Enable auto disable mode If CTRL_OUTPUT1_AUTO_DISABLE = 0, then CTRL_OUTPUT1_MANUAL_DISABLE controls mute for DDO1.
		CTRL_OUTPUT0_MANUAL_DISABLE	1	R/W	0	Controls disable for trace driver output0 (DDO0) when auto disable (CTRL_OUTPUT0_AUTO_DISABLE = 0) is disabled. 0 = Enable output driver 1 = Disable (power down) output driver.
		CTRL_OUTPUT0_AUTO_DISABLE	0	R/W	0	Select automatic or manual disable control for trace driver output0 (DDO0) 0 = Disable auto disable mode 1 = Enable auto disable mode If CTRL_OUTPUT0_AUTO_DISABLE = 0, then CTRL_OUTPUT0_MANUAL_DISABLE controls mute for DDO0.

Table 5-3: Control Register Descriptions (Continued)

Address _h	Register Name	Parameter Name	Bit Slice	R/W	Reset Value _h	Description
4B	CONTROL_OUTPUT_SLEW	RSVD	15:13	R/W	0	Reserved - do not modify.
		CTRL_OUTPUT1_TRDR_PER_RATE	12	R/W	0	Controls whether common or per rate trace driver settings are used for output1 (DDO1): 0 = Common trace driver settings: CFG_OUTPUT1_TD_SD_* settings are used for all rates. 1 = Per rate trace driver settings: CFG_OUTPUT1_TD_<rate>_* are used when CDR is locked to <rate>. CFG_OUTPUT1_TD_12G_* are used when CDR is not locked.
		RSVD	11:5	R/W	28	Reserved - do not modify.
		CTRL_OUTPUT0_TRDR_PER_RATE	4	R/W	0	Controls whether common or per rate trace driver settings are used for output1 (DDO0). Same description as CTRL_OUTPUT1_TRDR_PER_RATE.
4C	CONTROL_RETIMER_BYPASS	RSVD	3:0	R/W	5	Reserved - do not modify.
		RSVD	15:4	R/W	0	Reserved - do not modify.
		CTRL_OUTPUT1_RETIMER_MANUAL_BYPASS	3	R/W	0	Controls retimer bypass for trace driver output1 (DDO1), when auto mode is disabled (CTRL_OUTPUT1_RETIMER_AUTO_BYPASS = 0). 0 = Disable retimer bypass 1 = Enable retimer bypass
		CTRL_OUTPUT1_RETIMER_AUTO_BYPASS	2	R/W	1	Selects between auto and manual control of retimer bypass for trace driver output1 (DDO1) 0 = Disable auto mode 1 = Enable auto mode
		CTRL_OUTPUT0_RETIMER_MANUAL_BYPASS	1	R/W	0	Controls retimer bypass for trace driver output0 (DDO0), when auto mode is disabled (CTRL_OUTPUT0_RETIMER_AUTO_BYPASS = 0). 0 = Disable retimer bypass 1 = Enable retimer bypass
4D to 4F	RSVD	RSVD	15:0	R/W	0	Reserved - do not modify.
		CTRL_OUTPUT0_RETIMER_AUTO_BYPASS	0	R/W	1	Selects between auto and manual control of retimer bypass for trace driver output0 (DDO0) 0 = Disable auto mode 1 = Enable auto mode

Table 5-3: Control Register Descriptions (Continued)

Address _h	Register Name	Parameter Name	Bit Slice	R/W	Reset Value _h	Description
Diagnostic Control Features						
50	PRBS_CHK_CFG	RSVD	15	R/W	0	Reserved - do not modify.
		CFG_PRBS_CHECK_PHASEADJUST	14:13	R/W	0	Adjusts the phase of the clock to the PRBS checker: 0 = 0 1 = 90 2 = 180 3 = 270 Note: A setting of 0 is ideal for most applications. Adjustment is not expected.
		CFG_PRBS_CHECK_INVERT	12	R/W	0	Optionally inverts the retimed data at the input to the PRBS checker: 0 = no inversion 1 = data inverted
		CFG_PRBS_CHECK_PREDIVIDER	11:8	R/W	0	Selects pre-divider for PRBS check measurement timer: setting = pre-divider value 0 = 4 1 = 8 2 = 16 3 = 32 4 = 64 5 = 128 6 = 256 7 = 512 8 = 1024 9 = 2048
		CFG_PRBS_CHECK_MEAS_TIME	7:0	R/W	3	Selects PRBS check measurement interval for timed measurements. See Section 4.5.1 for more details.
51	PRBS_CHK_CTRL	RSVD	15:9	R/W	0	Reserved - do not modify.
		CTRL_PRBS_CHECK_TIMED_CONT_B	8	R/W	0	Selects between timed and continuous PRBS check mode. 0 = Selects continuous PRBS check mode. 1 = Selects timed PRBS check mode.
		RSVD	7:1	R/W	0	Reserved - do not modify.

Table 5-3: Control Register Descriptions (Continued)

Address _h	Register Name	Parameter Name	Bit Slice	R/W	Reset Value _h	Description
51 (Continued)	PRBS_CHK_CTRL (Continued)	CTRL_PRBS_CHECK_START	0	R/W	0	Set to 1 by host to start a timed operation. Set to 0 by host after completion or abort of the operation (by the device due to loss of lock at the selected input) to tell the device that PRBS result has been read by the host. See Section 4.5 for more details on PRBS checker function.
		RSVD	15:10	R/W	0	Reserved - do not modify.
52	PRBS_GEN_CTRL	CTRL_PRBS_GEN_ENABLE	9	R/W	0	Selects whether the PRBS generator is enabled or not: 0 = PRBS Generator disabled 1 = PRBS Generator enabled Note: Enabling the PRBS generator does not automatically override other device modes such as auto-sleep, auto-output-mute, auto-output-disable, etc. These continue to function normally. The user/host may need to adjust those settings to ensure the part will output the PRBS signal.
		CTRL_PRBS_GEN_SIGNAL_SELECT	8	R/W	1	Select output signal from PRBS generator as either PRBS7 or divided clock (divided version of the PRBS generator clock source): 0 = clock divider (using ratio set by CTRL_PRBS_GEN_CLK_DIVIDER) 1 = PRBS7
		CTRL_PRBS_GEN_CLK_SRC	7:6	R/W	0	Selects clock source for PRBS generator: 0 = VCO (free running) 1 = Reserved 2 = Reserved 3 = Data reference PLL (CDR recovered clock)
		CTRL_PRBS_GEN_CLK_DIVIDER	5:4	R/W	0	Selects clock divider ratio for when host selects divided clock to output on PRBS generator (CTRL_PRBS_GEN_SIGNAL_SELECT = 0): 0 = divide by 2 1 = divide by 4 2 = divide by 8 3 = divide by 16
		CTRL_PRBS_GEN_INVERT	3	R/W	0	Controls optional inversion of the generated PRBS pattern: 0 = true sense 1 = inverted

Table 5-3: Control Register Descriptions (Continued)

Address _h	Register Name	Parameter Name	Bit Slice	R/W	Reset Value _h	Description
52 (Continued)	PRBS_GEN_CTRL (Continued)	CTRL_PRBS_GEN_DATA_RATE	2:0	R/W	6	<p>Select PRBS7 data rate when PRBS clock source not recovered clock (CTRL_PRBS_GEN_CLK_SRC ≠ 3)</p> <p>0 = Reserved - do not use. 1 = MADI 2 = SD 3 = HD 4 = 3G 5 = 6G 6 = 12G 7 = 10G.</p> <p>If CTRL_PRBS_GEN_CLK_SRC = 3, then CTRL_PRBS_GEN_DATA_RATE setting has no effect and the CDR rate is used (based on automatic rate detection or manual rate selection).</p> <p>Additionally, if the device is locked to an input signal, only the same rate can be selected for the PRBS generator.</p>
53	RSVD	RSVD	15:0	R/W	0	Reserved - do not modify.
54	EYE_MON_INT_CFG_0	CFG_EYE_MON_TIMEOUT_MS	15:0	R/W	0	CFG_EYE_MON_TIMEOUT[31:16]. Most significant 16 bits of the measurement time. This is the time spent measuring bit errors at each point in the eye scan, i.e. the time to measure one point in the eye. Units are in microseconds. The Eye Scanner scans each point twice and there is some overhead, so the actual measurement time is twice the number entered.
55	EYE_MON_INT_CFG_1	CFG_EYE_MON_TIMEOUT_LS	15:0	R/W	64	CFG_EYE_MONT_TIMEOUT[15:0] Least significant 16 bits of the measurement time. See CFG_EYE_MON_TIMEOUT_MS
56	EYE_MON_INT_CFG_2	CFG_EYE_BER_THRESHOLD	15:0	R/W	64	Threshold of bit error counts to define good vs bad points in eye for shape scan. See Section 4.6 for further details.
57	EYE_MON_INT_CFG_3	CFG_EYE_DEFAULT_VERT_OFFSET	15:8	R/W	80	<p>The vertical offset slice that will be used for eye shape queries. Offset values: 0 to 255_d.</p> <p>0 represents the most negative slice since 128_d is the 0V slice level and 255_d is the most positive slice level. Default is 128_d</p>
		RSVD	7:0	R/W	2	Reserved - do not modify.

Table 5-3: Control Register Descriptions (Continued)

Address _h	Register Name	Parameter Name	Bit Slice	R/W	Reset Value _h	Description
58	RSVD	RSVD	15:0	R/W	D982	Reserved - do not modify.
59	RSVD	RSVD	15:0	R/W	100	Reserved - do not modify.
5A	EYE_MON_SCAN_CTRL_0	RSVD	15	R/W	0	Reserved - do not modify.
		CTRL_EYE_PHASE_START	14:8	R/W	0	Starting phase offset. Valid range is 0 to 127 _d . Reset value must be used for shape scan.
		RSVD	7	R/W	0	Reserved - do not modify.
		CTRL_EYE_PHASE_STOP	6:0	R/W	7F	Phase offset limit. Valid range is 0 to 127 _d . CTRL_EYE_PHASE_STOP must be greater or equal to CTRL_EYE_PHASE_START. Reset value must be used for shape scan.
5B	EYE_MON_SCAN_CTRL_1	RSVD	15	R/W	0	Reserved - do not modify.
		CTRL_EYE_PHASE_STEP	14:8	R/W	1	Unsigned value for phase step size. Valid values are 1,2, and 4. Reset value must be used for shape scan. Behaviour is undefined for other values. In order to use a step size of 2 or 4, CTRL_EYE_PHASE_START and CTRL_EYE_PHASE_STOP must be set to their default values.
		RSVD	7	R/W	0	Reserved - do not modify.
		CTRL_EYE_VERT_OFFSET_START	6:0	R/W	0	Starting voltage offset. Valid range is 0 to 255 _d .
5C	EYE_MON_SCAN_CTRL_2	CTRL_EYE_VERT_OFFSET_STOP	15:8	R/W	FF	Voltage offset limit. Valid range is 0 to 255 _d . CTRL_EYE_VERT_OFFSET_STOP must be greater or equal to CTRL_EYE_VERT_OFFSET_START. Reset value must be used for shape scan. In order to use a step size of 2 or 4, CTRL_EYE_VERT_OFFSET_START and CTRL_EYE_VERT_OFFSET_STOP must be set to their default values.
		RSVD	7	R/W	0	Reserved - do not modify.
		CTRL_EYE_VERT_OFFSET_STEP	6:0	R/W	1	Unsigned value for voltage offset step size. Valid values are 1,2, and 4. Behaviour is undefined for other values.

Table 5-3: Control Register Descriptions (Continued)

Address _h	Register Name	Parameter Name	Bit Slice	R/W	Reset Value _h	Description
		RSVD	15:9	R/W	0	Reserved - do not modify.
		CTRL_EYE_SHAPE_SCAN_B	8	R/W	0	Selects whether the eye monitor should perform an eye scan or eye shape capture: 0 = Selects eye scan (new or continued). 1 = Selects eye shape capture.
		RSVD	7:2	R/W	0	Reserved - do not modify.
5D	EYE_MON_SCAN_CTRL_3	CTRL_EYE_MON_POWER_CTRL	1	R/W	0	Power control for the eye monitor: 0 = Power down the eye monitor 1 = Power up the eye monitor Host is permitted to change this any time between eye scans (but not between partial eye scans). This must be set to 1 to run an eye scan. Behaviour is undefined if host sets CTRL_EYE_MON_START = 1 without setting this bit to 1.
		CTRL_EYE_MON_START	0	R/W	0	Part of a four way handshake with STAT_EYE_MON_STATUS: 0 = Set by host to tell the device to clear the status bit. 1 = Set by host only in order to begin/continue an eye scan or start an eye shape capture. See Section 4.6 for more details on implementing the four way hand shake for this operation.
5E to 5F	RSVD	RSVD	15:0	—	—	Reserved.
Factory Settings						
60 to 7E	RSVD	RSVD	15:0	—	—	Reserved.

Table 5-4: Status Register Descriptions

Address	Register Name	Parameter Name	Bit Slice	R/W	Reset Value	Description
80	RSVD	RSVD	15:0	RO	—	Reserved.
81	VERSION_0	STAT_CONFIG_VER0	15:0	RO	—	This register contains the first part of the device configuration version. Please contact your local technical sales representative for more details.
82	VERSION_1	STAT_CONFIG_VER1	15:0	RO	—	This register contains the second part of the device configuration version. Please contact your local technical sales representative for more details.
83	VERSION_2	STAT_HW_VERSION	15:0	RO	—	This register contains the devices identification, including revision. Please contact your local technical sales representative for more details.
84	STICKY_COUNTS_0	STAT_CNT_PRI_CD_CHANGES	15:8	RO	—	Count of primary carrier detection status changes since last cleared. The count saturates at 255 _d (0xFF). See Section 4.10.11 for procedure to clear the counts.
		STAT_CNT_SEC_CD_CHANGES	7:0	RO	—	Count of secondary carrier detection status changes (based on STAT_CLI_SQUELCH if CFG_SEC_CD_INCL_CLI_SQUELCH = 1; otherwise this parameter is based on STAT_PRI_CD). The count saturates at 255 _d (0xFF). See Section 4.10.11 for procedure to clear the counts. Note: This parameter is only applicable to the cable equalizer input (SDI).
85	STICKY_COUNTS_1	STAT_CNT_RATE_CHANGES	15:8	RO	—	Count of PLL rate changes since last cleared. The count saturates at 255 _d (0xFF). See Section 4.10.11 for procedure to clear the counts.
		STAT_CNT_PLL_LOCK_CHANGES	7:0	RO	—	Count of PLL lock status changes since last cleared. The count saturates at 255 _d (0xFF). See Section 4.10.11 for procedure to clear the counts.

Table 5-4: Status Register Descriptions (Continued)

Address	Register Name	Parameter Name	Bit Slice	R/W	Reset Value	Description
86	CURRENT_STATUS_0	STAT_STANDBY_PRI_CD	15	RO	—	Carrier detect status for standby input: 0 = Standby input carrier not detected. 1 = Valid standby input carrier detected. Note: This parameter is only valid if CTRL_STANDBY_CD_POWERDOWN = 0
		STAT_CLEAR_COUNTS_STATUS	14:13	RO	—	Clear counts status: 0 = Idle 1 = Reserved 2 = Indicates device has cleared the sticky counts 3 = Reserved. Part of a four-way handshake with CTRL_CLEAR_COUNTS. See Section 4.10.11 for more details on implementing the four way handshake for this operation.
		STAT_LOCK	12	RO	—	PLL lock status: 0 = PLL is unlocked 1 = PLL is locked
		STAT_SLEEP	11	RO	—	Sleep status: 0 = Device is not in sleep 1 = Device is currently in sleep
		RSVD	10	RO	—	Reserved
		STAT_ACTIVE_INPUT	9	RO	—	Indicates currently selected input: 0 = SDI 1 = DDI
		STAT_CLI_SQUELCH	8	RO	—	Cable Equalizer input Squelch status. 0 = CLI squelch is de-asserted 1 = CLI squelch is asserted Note: This status is only applicable to the cable equalizer input (SDI).

Table 5-4: Status Register Descriptions (Continued)

Address	Register Name	Parameter Name	Bit Slice	R/W	Reset Value	Description
86 (Continued)	CURRENT_STATUS_0 (Continued)	STAT_OUTPUT1_MODE	7:4	RO	—	Trace driver output1 (DDO1) output status: 0 = Mission Trace Driver <= SD rate 1 = Mission Trace Driver HD rate 2 = Mission Trace Driver 3G rate 3 = Mission Trace Driver 6G rate 4 = Mission Trace Driver 12/10G 5 = Reserved 6 = Muted 7 = Disabled Note: The device will only indicate 1 - 4 if the per rate settings are enabled, otherwise, it will always indicate 0 if it is locked to a valid signal and the output is not muted or disabled. See Section 4.8.3 for more details on per rate settings.
		STAT_OUTPUT0_MODE	3:0	RO	—	Trace driver output0 (DDO0) output status: 0 = Mission Trace Driver <= SD rate 1 = Mission Trace Driver HD rate 2 = Mission Trace Driver 3G rate 3 = Mission Trace Driver 6G rate 4 = Mission Trace Driver 12/10G 5 = Reserved 6 = Muted 7 = Disabled Note: The device will only indicate 1 - 4 if the per rate settings are enabled, otherwise, it will always indicate 0 if it is locked to a valid signal and the output is not muted or disabled. See Section 4.8.3 for more details on per rate settings.
87	CURRENT_STATUS_1	STAT_OUTPUT1_DISABLE	15	RO	—	Trace driver output1 (DDO1) disable status: 0 = DDO1 is not disabled 1 = DDO1 is disabled
		STAT_OUTPUT0_DISABLE	14	RO	—	Trace driver output0 (DDO0) disable status: 0 = DDO0 is not disabled 1 = DDO0 is disabled
		STAT_OUTPUT1_MUTE	13	RO	—	Trace driver output1 (DDO1) mute status: 0 = DDO1 is not disabled 1 = DDO1 is disabled
		STAT_OUTPUT0_MUTE	12	RO	—	Trace driver output0 (DDO0) mute status: 0 = DDO0 is not disabled 1 = DDO0 is disabled

Table 5-4: Status Register Descriptions (Continued)

Address	Register Name	Parameter Name	Bit Slice	R/W	Reset Value	Description
87 (Continued)	CURRENT_STATUS_1 (Continued)	STAT_OUTPUT1_RETIMER_BYPASS	11	RO	—	Trace driver output1 (DDO1) re-timer status: 0 = Retimer path to DDO1 is not bypassed 1 = Retimer path to DDO1 is bypassed
		STAT_OUTPUT0_RETIMER_BYPASS	10	RO	—	Trace driver output 0 (DDO0) re-timer status: 0 = Retimer path to DDO0 is not bypassed 1 = Retimer path to DDO0 is bypassed
		STAT_SEC_CD	9	RO	—	Secondary carrier detection status (based on STAT_CLI_SQUELCH if CFG_SEC_CD_INCL_CLI_SQUELCH=1 ; otherwise this parameter is based on STAT_PRI_CD). 0 = Secondary carrier is not detected 1 = Secondary carrier is detected Note: This status is only applicable to the cable equalizer input (SDI).
		STAT_PRI_CD	8	RO	—	Primary carrier detection status for selected input. 0 = Primary carrier is not detected at the selected input. 1 = Primary carrier is detected at the selected input.
		STAT_CEQ_BYPASS	7	RO	—	Cable equalizer bypass status. 0 = Cable equalizer is not bypassed 1 = Cable equalizer is bypassed Note: This status is only applicable to the cable equalizer input (SDI).
		RSVD	6:3	RO	—	Reserved
		STAT_DETECTED_RATE	2:0	RO	—	Rate at which the CDR is locked. 0 = Unlocked 1 = MADI (125Mb/s) 2 = SD (270Mb/s) 3 = HD (1.485Gb/s) 4 = 3G (2.97Gb/s) 5 = 6G (5.94Gb/s) 6 = 12G (11.88Gb/s) 7 = 10G (10.3125 Gb/s)
88	EQ_GAIN_IND	RSVD	15:8	RO	—	Reserved
		STAT_CABLE_LEN_INDICATION	7:0	RO	—	SDI cable length indication. Range = 0 to 64 _d (64 _d is max cable reach determined for specific rate, cable type, and launch swing compensation). 0xFF = Unknown cable length Note: This parameter is only applicable to the cable equalizer input (SDI).

Table 5-4: Status Register Descriptions (Continued)

Address	Register Name	Parameter Name	Bit Slice	R/W	Reset Value	Description
89	PRBS_CHK_ERR_CNT	STAT_PRBS_CHK_ERR_CNT	15:0	RO	—	PRBS checker error count. Cleared to 0 at the start of a measurement. Updated by the device on completion of a measurement. Value is undefined in case of abort due to loss of CDR lock at the selected input (STAT_PRBS_CHECK_LAST_ABORT = 1).
		RSVD	15:10	RO	—	Reserved
		STAT_PRBS_CHECK_NODATA	9	RO	—	0 = Normal 1 = No data transitions were seen during the previous PRBS check. This bit is set to 1 to indicate that the input data was all 0's during a PRBS check. When that happens, the error count will be zero when in fact there was no valid PRBS pattern. This bit is updated by the device on completion of a measurement. It retains its value until the next PRBS check operation is requested. Value is undefined in case of abort (STAT_PRBS_CHECK_LAST_ABORT = 1). Value does not increment during a measurement until it completes.
8A	PRBS_CHK_STATUS	STAT_PRBS_CHECK_LAST_ABORT	8	RO	—	PRBS abort status. 0 = Normal. 1 = PRBS check was aborted due to loss of lock at the selected input or sleep. This bit retains its value until the next PRBS operation is requested.
		RSVD	7:2	RO	—	Reserved
		STAT_PRBS_CHECK_STATUS	1:0	RO	—	Status for PRBS checker: 0 = PRBS check idle; ready for new operation. 1 = PRBS check timed or continuous operation in progress. 2 = PRBS check timed operation completed (success) 3 = PRBS check timed or continuous operation aborted (error) Part of a four way handshake with CTRL_PRBS_CHECK_START (Section 4.5). Abort will be reported if loss of lock at the selected input or sleep occurred during a PRBS check operation or those conditions existed when the operation was requested by the host.

Table 5-4: Status Register Descriptions (Continued)

Address	Register Name	Parameter Name	Bit Slice	R/W	Reset Value	Description
8B	EYE_MON_SCAN_SIZE_OUTPUT	STAT_EYE_IMAGE_SIZE	15:0	RO	—	The size in bytes of the last partial scan segment.
8C	EYE_MON_SHAPE_OUTPUT_0	STAT_EYE_SHAPE_LEFT_EDGE_OFFSET	15:8	RO	—	Left Edge Voltage Offset returned from shape scan. Offset values 0 to 255 _d , 0 represents most negative voltage, 127 _d is 0V 255 _d is most positive voltage.
		STAT_EYE_SHAPE_LEFT_EDGE_PHASE	7:0	RO	—	Left Edge Phase returned from shape scan. Phase values 0 to 127 _d .
8D	EYE_MON_SHAPE_OUTPUT_1	STAT_EYE_SHAPE_POS_EDGE_OFFSET	15:8	RO	—	Positive (top) Edge Voltage Offset returned from shape scan. Offset values 0 to 255 _d , 0 represents most negative voltage, 127 _d is 0V 255 _d is most positive voltage.
		STAT_EYE_SHAPE_POS_EDGE_PHASE	7:0	RO	—	Positive (top) Edge Phase returned from shape scan. Phase values 0 to 127 _d .
8E	EYE_MON_SHAPE_OUTPUT_2	STAT_EYE_SHAPE_RIGHT_EDGE_OFFSET	15:8	RO	—	Right Edge Voltage Offset returned from shape scan. Offset values 0 to 255 _d , 0 represents most negative voltage, 127 _d is 0V 255 _d is most positive voltage.
		STAT_EYE_SHAPE_RIGHT_EDGE_PHASE	7:0	RO	—	Right Edge Phase returned from shape scan. Phase values 0 to 127 _d .
8F	EYE_MON_SHAPE_OUTPUT_3	STAT_EYE_SHAPE_NEG_EDGE_OFFSET	15:8	RO	—	Negative (bottom) Edge Voltage Offset returned from shape scan. Offset values 0 to 255 _d , 0 represents most negative voltage, 127 _d is 0V 255 _d is most positive voltage.
		STAT_EYE_SHAPE_NEG_EDGE_PHASE	7:0	RO	—	Negative (bottom) Edge Phase returned from shape scan. Phase values 0 to 127 _d .

Table 5-4: Status Register Descriptions (Continued)

Address	Register Name	Parameter Name	Bit Slice	R/W	Reset Value	Description
		RSVD	15:9	RO	—	Reserved
		STAT_EYE_SCAN_PARTIAL_OR_FULL	8	RO	—	Full scan status: 0 = Full scan complete. 1 = Partial scan complete. On completion of an eye monitor eye scan (CTRL_EYE_SHAPE_SCAN_B = 0), indicates whether the eye monitor completed the full scan or a partial scan. Undefined for eye shape scan (CTRL_EYE_SHAPE_SCAN_B = 1).
		RSVD	7:2	RO	—	Reserved
90	EYE_MON_STATUS	STAT_EYE_MON_STATUS	1:0	RO	—	Eye monitor status: 0 = Eye monitor idle; ready for new operation 1 = Eye monitor operation in progress 2 = Eye monitor operation completed (success) 3 = Eye monitor operation aborted (error). Part of a four way handshake with CTRL_EYE_MON_START, see Section 4.6 for procedure. Abort will be reported by device if loss of lock at the selected input or sleep occurred during an eye monitor operation or those conditions existed when the operation was requested by the host.
91 - BF	RSVD	RSVD	15:0	-	—	Reserved

6. Application Information

6.1 Typical Application Circuit




Figure 6-1: Typical Application Circuit


Note 1: 4.7µF AC-coupling capacitors are required on DDO0/ $\overline{DDO0}$ and DDO1/ \overline{RCO} , $\overline{DDO1}/\overline{RCO}$ when the downstream IC has an input common mode range that is incompatible with the output common mode range of the GS12142.

Note 2: It is recommended that separate filtered supplies are used for the following two groups: (VCC_DDI, VCC_CORE), (VCCO1P8_0, VCCO1P8_1, VDD, VCCO_0*, VCCO_1*).

*Assuming VCCO_0 and VCCO_1 supplies are chosen as 1.8V. Multiple devices can share the same filtered supply plane.

7. Package & Ordering Information

7.1 Package Dimensions



NOTES:

1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS (ANGLES IN DEGREES).
2. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.
3. DIMENSION OF LEAD WIDTH APPLIES TO TERMINAL AND IS MEASURED BETWEEN 0.15 to 0.30mm FROM THE TERMINAL TIP.

Figure 7-1: Package Dimensions

7.2 Recommended PCB Footprint




Figure 7-2: Recommended PCB Footprint

7.3 Packaging Data

Table 7-1: Packaging Data

Parameter	Value
Package Type	6mm x 4mm 40-pin QFN
Moisture Sensitivity Level	3
Junction to Air Thermal Resistance, θ_{j-a} (at zero airflow)	40.0°C/W
Junction to Board Thermal Resistance, θ_{j-b}	32.0°C/W
Junction to Case Thermal Resistance, θ_{j-c}	36.0°C/W
Junction-to-Top Characterization Parameter, Ψ	<1.0°C/W
Pb-free and RoHS compliant	Yes

7.4 Marking Diagram




Figure 7-3: Marking Diagram

7.5 Solder Reflow Profiles




Figure 7-4: Maximum Pb-free Solder Reflow Profile

7.6 Ordering Information

Table 7-2: Ordering Information

Part Number	Minimum Order Quantity	Format
GS12142-INE3	490	Tray
GS12142-INTE3	250	Tape and Reel
GS12142-INTE3Z	2500	Tape and Reel