

GS3590

Bidirectional 3G-SDI Re-timing Adaptive Cable Equalizer/Cable Driver

Key Features

- **•** Single bidirectional 75Ω cable interface with on-chip termination
- **•** SMPTE ST 424, ST 292-1 and ST 259 compliant input/output
- **•** Multi-standard operation from 1Mb/s to 2.97Gb/s
- **•** Supports re-timing for DVB-ASI at 270Mb/s and MADI at 125Mb/s
- **•** 3D Input Signal Eye Monitor
- **•** PRBS Generator and Checker
- **•** Automatic cable equalization. Typical equalized cable lengths of Belden 1694A cable:
	- \cdot 160m at 2.97Gb/s
	- 240m at 1.485Gb/s
	- 400m at 270Mb/s
- **Cable Equalizer Mode Features:**
	- Manual or automatic power-down on loss of signal
	- Programmable carrier detect with squelch threshold adjustment
	- Manual and automatic Cable Equalizer bypass
- **Cable Driver Mode Features:**
	- Wide swing control
	- Pre-emphasis to compensate for significant insertion loss between device output and BNC
	- Manual or automatic power-down on loss of signal
	- Manual or automatic Mute or Disable on LOS
- **Trace Equalizer Features:**
	- Integrated 100 Ω , differential input termination
	- Manual or automatic power-down on loss of signal
	- Adjustable carrier detect threshold
	- DC-coupling from 1.2V to 2.5V CML logic
	- Trace Equalization to compensate for up to 60" FR4 at 2.97Gb/s
	- Automatic input offset compensation

• Trace Driver Features:

- Integrated 100Ω, differential output termination
- DC-coupling from 1.2V to 2.5V CML logic
- Trace Driver data output pre-emphasis to compensate for up to 60" FR4 at 2.97Gb/s
- Manual or automatic Mute or Disable on LOS
- **CDR features:**
	- Manual or automatic rate modes
	- Manual or automatic Re-timer Bypass
	- Wide-range Loop Bandwidth control
	- Re-timing at the following data rates: 125Mb/s, 270Mb/s, 1.485Gb/s, and 2.97Gb/s. This includes the f/1.001 rates.

• Additional Features:

- Single 1.8V power supply for analogue and digital core
- 2.5V for Cable Driver output supply
- 1.2V, 1.8V, or 2.5V for Trace Driver output supply
- GSPI serial control and monitoring interface
- Four configurable GPIO pins for control or status monitoring
- Wide operating temperature range: -40ºC to +85ºC
- Small 6mm x 4mm 40-pin QFN
- Pb-free/Halogen-free/RoHS & WEEE compliant package
- Pin compatible with the GS12090

Applications

SMPTE ST 424, SMPTE ST 292, SMPTE ST 259 interfaces requiring switching between cable equalizing or cable driving functionality. Typical applications: Cameras, Switchers, Distribution Amplifiers and Routers.

Description

The GS3590 is a low-power, configurable multi-rate re-timing Cable Equalizer/Cable Driver supporting rates up to 3G-SDI. It can be configured to equalize or drive signals over 75Ω coaxial cable. It includes DC restoration to compensate for the DC content of SMPTE pathological test patterns. Since the GS3590 is a re-timing device, extremely low output jitter is achievable even at extended cable/trace lengths.

The integrated Eye Monitor provides non-disruptive mission mode analysis of the post-equalized input signal. The 256x128 resolution scan matrix allows accurate signal analysis to speed-up prototyping and enable field analysis.

Built-in macros enable customizable cross section analysis and quick horizontal and vertical eye opening measurements.

With high phase consistency between scans and configurable space and time thresholds, algorithms can be deployed in the field to analyse long-term signal quality variation (Bathtub Plot) to reduce costly system installation debug time for intermittent errors.

Each output has highly configurable pre-emphasis and swing controls to compensate for long trace and connector losses.

Additionally, automatic and user selectable output slew rate control is provided for the Cable Equalizer output.

The GS3590 is pin compatible with the GS12090 Bidirectional 12G-SDI Re-timing Adaptive Cable Equalizer/Cable Driver.

GS3590 Functional Block Diagram

Revision History

Contents

www.semtech.com

1. [Pin Out](#page-4-0)

1.1 GS3590 Pin Assignment

Figure 1-1: GS3590 Pin Assignment

1.2 GS3590 Pin Descriptions

Table 1-1: GS3590 Pin Descriptions

www.semtech.com

Table 1-1: GS3590 Pin Descriptions (Continued)

Table 1-1: GS3590 Pin Descriptions (Continued)

2. Electrical Characteristics

2.1 Absolute Maximum Ratings

Table 2-1: Absolute Maximum Ratings

Note: Absolute Maximum Ratings are those values beyond which damage may occur. Functional operation outside of the ranges shown in the AC/DC electrical characteristics tables is not guaranteed.

2.2 DC Electrical Characteristics

Table 2-2: DC Electrical Characteristics

 $T_A = -40^{\circ}C$ to $+85^{\circ}C$, unless otherwise shown.

Table 2-2: DC Electrical Characteristics (Continued)

 $T_A = -40^{\circ}C$ to $+85^{\circ}C$, unless otherwise shown.

Table 2-2: DC Electrical Characteristics (Continued)

 T_A = -40°C to +85°C, unless otherwise shown.

Notes:

1. Pre-emphasis is disabled.

2. Current listed is an increase to $I_{\text{CC_CORE}}$ when stated condition is true.

3. Selected clock source = VCO free running.

4. 0.94V is when the trace equalizer is DC coupled to upstream driver running from 1.2V supply, and 2.525V is when trace equalizer is DC coupled to upstream driver running from 2.5V supply.

2.3 AC Electrical Characteristics

Table 2-3: AC Electrical Characteristics

 V_{CC-DD} , $V_{CC-CORE}$, $V_{DD} = +1.8V \pm 5%$ and $V_{CCO=0}$, $V_{CCO=1} = +2.5V \pm 5%$, $T_A = -40°C$ to $+85°C$, unless otherwise shown.

Table 2-3: AC Electrical Characteristics (Continued)

 V_{CC_DD} , V_{CC_CORE} , $V_{DD} = +1.8V \pm 5%$ and V_{CCO_0} , $V_{CCO_1} = +2.5V \pm 5%$, $T_A = -40°C$ to $+85°C$, unless otherwise shown.

Table 2-3: AC Electrical Characteristics (Continued)

 V_{CC_DDI} , V_{CC_CORE} , $V_{DD} = +1.8V \pm 5%$ and V_{CCO_0} , $V_{CCO_1} = +2.5V \pm 5%$, $T_A = -40^{\circ}C$ to $+85^{\circ}C$, unless otherwise shown.

Notes:

1. Values achieved with Semtech evaluation board and connector.

2. Measured using a clean input source.

3. Default value for CFG_EQ_INPUT_LAUNCH_SWING_COMP parameter in control register 0x18. The default parameter value is 80_d (50h).

4. Default Cable Driver swing Setting.

5. Please see for the full range of loop bandwidth settings.

6. Please see [Section 4.4.3.1](#page-27-1) for the further definition on Synchronous and Asynchronous Lock Time.

7. Output driver setting of 8.

8. Output driver setting of 36.

9. Trace insertion loss was measured with FR4 material using 7 mil strip-line traces using a PRBS23 signal.

10. Measured under minimal trace loss conditions.

11. Rise/fall time was measured between 80% and 20%.

12. When in Cable Equalizer Mode, the rise/fall time of signals at the source should not be more than 62ns.

13. Stated minimum and maximum voltages represent voltage levels at input pins.

3. Input/Output Circuits

Figure 3-2: DDO/DDO Figure 3-3: SDIO, SDO

Figure 3-4: SDIN, SCLK Figure 3-5: Chip Select (CS)

Figure 3-6: SDOUT Figure 3-7: GPIO[0:3]

4. Detailed Description

4.1 Device Description

The GS3590 features a 75Ω internally-terminated bidirectional SDIO port, which can be set as SMPTE-compliant Cable Driver, or Cable Equalizer. In addition to the SDIO port, there is a 100Ω differential Trace Driver to transmit the incoming SDI signal to the system and a 100Ω differential Trace Equalizer to receive the outgoing signal from the system. The bidirectional mode can be controlled through the host interface, or the GPIO pin. The Cable Driver has amplitude and pre-emphasis control to compensate for significant insertion loss between device output and BNC. The Trace Driver also has amplitude and pre-emphasis control which can compensate for 15dB of insertion loss at 1.485GHz. The pre-emphasis control is two-dimensional in both the Cable Driver and Trace Driver, where both pre-emphasis pulse amplitude and width adjustments can be made to help optimize for interconnect mismatches such as vias and connectors. The Trace Equalizer has boost control, which can compensate for 17dB of insertion loss at 1.485GHz.

4.1.1 Bidirectional Mode Control

The bidirectional mode of the GS3590 can be controlled through the GPIO or the host interface.

By default the device is in pin control mode and GPIO3 is the control input pin. To put the device in Cable Equalizer Mode drive this pin LOW. To put the device in Cable Driver Mode drive this pin HIGH.

In addition to GPIO control, the host can set the direction mode through the host interface using the **CTRL_DIRECTION_SEL_MODE** and **CTRL_DIRECTION_SEL** parameters in register 0x14. To use the host interface to control the direction mode, first choose host interface select mode by writing 1_b to **CTRL_DIRECTION_SEL_MODE** (default = 0_b pin mode). Once the device is in host interface select mode, the host can put the device in cable equalizer mode by writing 0_b to the **CTRL_DIRECTION_SEL** control parameter (default = 1_b cable driver mode).

4.1.2 Sleep Mode

To enable low-power operation, the GS3590 has Manual and Automatic Sleep Mode control.

The default mode is Automatic Sleep Mode on LOS (Loss Of Signal). The device can also be manually put into Sleep Mode. When the device is in Sleep Mode, all the core blocks are powered-down, except the host interface and carrier detect circuits. The SDIO Cable Driver output buffer is always disabled (powered-down) in sleep mode, while the DDO Trace Driver can be disabled or muted.

The **CTRL_AUTO_SLEEP** and **CTRL_MANUAL_SLEEP** parameters in register 0x3, control the sleep mode of the device. The default value of the **CTRL_AUTO_SLEEP** parameter is 1b (Auto Sleep). While in Auto Sleep Mode, the **CTRL_MANUAL_SLEEP** parameter has no effect. To enable host control of the sleep mode, set the **CTRL_AUTO_SLEEP** parameter to 0_b for Manual Sleep Control. To prevent the device from entering sleep, set the **CTRL_MANUAL_SLEEP** parameter to 0_b (not sleep). To manually configure the device to sleep, set the **CTRL_MANUAL_SLEEP** parameter to 1b (sleep).

The device can also be manually made to sleep through the GPIO pins. The default GPIO pin to control sleep is GPIO2 (pin 33). Drive this pin HIGH to make the device sleep.

[Section 4.7](#page-43-0) describes the PRBS Generator function. If the device's PRBS Generator is intended to be used without a valid input signal, the device should be manually set to not sleep as described above. Without a valid input signal, an LOS status will be generated and the device will enter sleep mode and the PRBS block will be disabled. For a description of LOS thresholds and settings, see [Section 4.2.3](#page-19-1) and [Section 4.3.2.](#page-23-0)

4.2 Cable Equalizer

When the GS3590 is operating in Cable Equalizer Mode, it can automatically adjust its gain to equalize and restore SMPTE-compliant signals received over different lengths of coaxial cable having loss characteristics similar to Belden 8281 or 1694A. With the default settings, the device will automatically equalize MADI at 125Mb/s and most common SMPTE compliant signals between SD at 270Mb/s and 3G-SDI at 2.97Gb/s and bypass signals below 125Mb/s.

The GS3590 features programmable Launch Swing Compensation, Squelch Threshold Adjust, and Bypass, all of which can be set through the device's host interface.

The equalized or bypassed signal is then routed to the serial digital re-timer (CDR) block.

Note: [Section 4.2](#page-18-0) to [Section 4.2.3.2](#page-20-0) are only applicable to the Cable Equalizer input (SDIO).

4.2.1 Cable Equalizer Bypass

With the default settings, the device will automatically bypass signals below 125Mb/s. During cable equalizer bypass mode, the device supports low data rate and slow edge signals such as SMPTE310 and AES3id. The rise/fall times must not exceed 62ns. While in cable equalizer bypass mode, signals will not be re-timed by the CDR block.

To force the device to bypass the cable equalizer, DC restoration stage, and CDR, the following two methods can be used:

Host Interface Control:

Set the following parameters in register 17_h

- **CTRL CEQ AUTO BYPASS** $= 0$
- **CTRL CEQ MANUAL BYPASS** = 1

GPIO Control:

- 1. Configure a GPIO as an input by writing 0_h to the **CFG_GPIO<n>_OUTPUT_ENA**.
- 2. Configure the GPIO function as "cable equalizer bypass enable," by writing 84_h to **CFG_GPIO<n>_FUNCTION**.
- 3. Drive the selected GPIO pin HIGH.

Note: The <n> in the control parameter names refers to the GPIO pin number.

4.2.2 Upstream Launch Swing Compensation

The GS3590 Cable Equalizer has an automatic gain control circuit, that is optimized on the assumption that the Cable Driver in the upstream device is SMPTE-compliant and has a launch swing of 800mV_{pp} \pm 10%. When the source amplitude is known to be non-SMPTE compliant, a compensation adjustment can be made in the GS3590. The GS3590 can adjust for launch swings in the range of 250mV to 1V in approximately 50mV_{ppd} increments. Upstream launch swing compensation can be adjusted through the **CFG_EQ_INPUT_LAUNCH_SWING_COMP** parameter in control register 0x18. The default parameter value is 80_d (50_h), which corresponds to a nominal launch swing of 800m V_{pnd} .

4.2.3 Carrier Detect, Squelch Control, and Loss of Signal

The GS3590 Cable Equalizer has highly-configurable carrier detection and squelching capability. The carrier detection can be made more robust against spurious signals and noise at the inputs and the squelch control can be configured and enabled to reduce false outputs to low level signals such as crosstalk.

The GS3590 reports two separate carrier detect parameters—**STAT_PRI_CD** and **STAT_SEC_CD**. They are described in [Section 4.2.3.1](#page-19-2) and [Section 4.2.3.2](#page-20-0) respectively.

Note: The parameters referred to within [Section 4.2.3](#page-19-1) to [Section 4.2.3.2](#page-20-0) are linked to their respective registers in [Table 4-1.](#page-21-0)

4.2.3.1 Primary Carrier Detection (STAT_PRI_CD) Configuration

Primary carrier detection (**STAT_PRI_CD**) can be configured for higher stability by filtering-out longer transients or glitches. This can be achieved by increasing the sampling window over which the signal is sampled and the number of samples required to assert or de-assert it.

There are three configuration parameters that control assertion or de-assertion of **STAT_PRI_CD**:

- **CFG_CD_FILTER_SAMPLE_WIN**
- **CFG_FILTER_DEASSERT_CNT**
- **CFG_CD_FILTER_ASSERT_CNT**

See [Figure 4-1](#page-20-1) for a visual representation of the **STAT_PRI_CD** configuration parameters.

With the default values in place:

- An assertion (setting HIGH) of **STAT_PRI_CD** will take place after a valid signal is present for ~6.5ms
- A de-assertion (setting LOW) of **STAT_PRI_CD** will take place after loss of a valid signal for ~96μs

If the application requires any adjustment of the sampling window, assertion count, or de-assertion count, please consult the following equations to calculate the associated time to assert or de-assert **STAT_PRI_CD**.

STAT_PRI_CD de-assert time:

(1.6μs) * (CFG_CD_FILTER_SAMPLE_WIN + 1) * CFG_CD_FILTER_DEASSERT_CNT

STAT_PRI_CD assert time:

(1.6μs) * (CFG_CD_FILTER_SAMPLE_WIN + 1) * CFG_CD_FILTER_ASSERT_CNT

Figure 4-1: STAT_PRI_CD Configuration Parameters

4.2.3.2 Secondary Carrier Detection (STAT_SEC_CD) Configuration

The secondary carrier detection signal acts as an additional carrier detection which can be further filtered through squelch controls. It also serves as the control signal for Mute on LOS (Loss Of Signal) and Disable on LOS. Please refer to [Section 4.8.6](#page-58-0) to [Section 4.8.6.3](#page-59-1) for further information on this.

If the application requires the use of squelch settings, start by setting the following:

CFG_SEC_CD_INCL_CLI_SQUELCH = 1

Once this parameter is set, the device will apply squelch based on the settings found within the following parameters:

CFG_CLI_SQUELCH_THRESHOLD

CFG_CLI_SQUELCH_HYSTERESIS

The device will use these parameters to determine squelch status and set that within **STAT_CLI_SQUELCH**. Based off of this, secondary carrier detection can be described as:

STAT_SEC_CD = inverse of (**STAT_CLI_SQUELCH** & **STAT_PRI_CD**).

To help detail how the device determines the state of Squelch, we define the following variables:

- CLI = **STAT_CABLE_LEN_INDICATION**
- THR = **CFG_CLI_SQUELCH_THRESHOLD**
- HYS = **CFG_CLI_SQUELCH_HYSTERESIS**
- SQL = **STAT_CLI_SQUELCH**

The following rules define the state of SQL.

Note: If the cable equalizer is in bypass (**STAT_CEQ_BYPASS** = 1), the device will set SQL to 0.

- \bullet If CLI > (THR + HYS), the device will set SQL to 1, otherwise:
- If CLI < (THR HYS), the device will set SQL to 0, otherwise:
- If CLI ≥ (THR HYS) and CLI ≤ (THR + HYS), SQL remains unchanged.
- \cdot If SQL = 1, the device will not indicate lock and the trace driver state will be defined by output state control parameters settings, see [Section 4.8.6](#page-58-0) for more details.

Table 4-1: Cable Equalizer Status and Configuration Parameters

Table 4-1: Cable Equalizer Status and Configuration Parameters (Continued)

4.3 Trace Equalizer

The GS3590 features a differential input buffer with 100Ω differential input termination, which includes a Trace Equalizer that can be configured to compensate for up to 60" of 7mil strip-line in FR4 at 2.97Gb/s.

The differential input signal can be either DC-coupled or AC-coupled, and is capable of operation with any binary coded signal between 1Mb/s and 2.97Gb/s.

The input circuit is compatible with industry standard CML differential transmitters when DC-coupled using industry standard 100Ω differential termination circuitry.

The Trace Equalizer includes an automatic input offset compensation circuit. This reduces offset-induced data jitter in the link due to asymmetric performance of DC-coupled upstream differential drivers. The input offset compensation circuit also improves the input sensitivity of the Trace Equalizer.

Note: When working with the Trace Equalizer, note the following:

- **•** The parameters referred to within [Section 4.3](#page-22-0) to [Section 4.3.2](#page-23-0) are linked to their respective registers in [Table 4-2.](#page-25-1) For a complete list of registers and functions, see [Section 5.](#page-74-0)
- **•** [Section 4.3](#page-22-0) to [Section 4.3.2](#page-23-0) are only applicable to the Trace Equalizer input (DDI).

4.3.1 Input Trace Equalizer

The Trace Equalizer can compensate for up to 17dB of insertion loss at 1.485GHz in 8 increments, which can be adjusted through the **CFG_TREQ0_BOOST** parameter in control register 0x1E. The default value of **CFG_TREQ0_BOOST** is (0_h) , which corresponds to the minimum equalization boost level.

Please refer to [Figure](#page-23-1) 4-2 for recommended boost setting.

Figure 4-2: GS3590 Trace EQ Boost Setting Recommendation

By default at power up or after system reset, the trace equalizer is configured to compensate for up to 3" of 7mil strip-line in FR4 material at high-frequencies.

Note: If using input trace lengths longer than 5", use an upstream launch swing of \sim 800m V_{ppd} .

4.3.2 Carrier Detect, and Loss of Signal

The trace equalizer has a highly configurable Carrier Detection mechanism that allows the system designer to optimize the sensitivity and hysteresis of the Carrier Detection mechanism to meet specific system requirements.

Default settings should satisfy most applications; however, designers can modify the following three parameters to customize the trace equalizer's carrier detection for their application:

- **CFG_TREQ0_CD_BOOST**
- **CFG_TREQ0_CD_ASSERT_THRESH**
- **CFG_TRE0Q_CD_DEASSERT_THRESH**

The trace equalizer Carrier Detect is reported by status parameter **STAT_PRI_CD** in register 0x87.

The first CD control parameter is **CFG_TREQ0_CD_BOOST** in register 0x1E. This parameter determines the method and therefore the level of equalization to be used on the input signal routed to the Carrier Detection sub-block. The default value is 0_{by} which maximizes the level of equalization. Alternatively, the designer can choose to have this signal equalized at the same level as the main signal routed to the CDR by setting **CFG_TREQ0_CD_BOOST** to 1_b. The setting of this parameter has no impact on the main signal routed to the CDR.

The last two CD control parameters can be found in register 0x1F. Parameters **CFG_TREQ0_CD_ASSERT_THRESH** and **CFG_TRE0Q_CD_DEASSERT_THRESH** set the Carrier Detect assert and de-assert thresholds to the input signal, which also defines the hysteresis of CD signal.

The default values of **CFG_TREQ0_CD_ASSERT_THRESH** and

CFG_TREQ0_CD_DEASSERT_THRESH are 4_d and 3_d respectively. With the default settings, the minimum launch swing needed to assert the carrier detect is 200mV and it will be de-asserted when the signal level falls below 150mV.

The **STAT_PRI_CD** (Carrier Detect) parameter will be set to 0_b and the LOS will be set to 1_b whenever a new signal at the input does not exceed the assert threshold, or an existing signal falls below the de-assert threshold. The result is that the device will not indicate lock, and the outputs will mute (assuming Mute on LOS is left to its default value in the **CONTROL_OUTPUT_MUTE** register—0x49). See [Section 4.8.6](#page-58-0) for more details.

Given a differential input trace with 17dB of insertion loss at 1.485GHz and **CFG_TREQ_CD_BOOST** = 0_b , [Figure 4-3](#page-24-0) illustrates the relationship between launch swing voltage, and minimum threshold setting to assert or de-asset Carrier Detect at all rates up to threshold setting at 2.97Gb/s.

Figure 4-3: Input Voltage Vs. Carrier Detect Threshold Setting

Register Address_h and Name	Parameter Name	Description
84, STICKY COUNTS 0	STAT CNT PRI CD CHANGES	A counter showing the number of times the primary Carrier Detect signal changed.
87, CURRENT STATUS 1	STAT PRI CD	Primary filtered carrier detect of the analogue carrier detect signal.
1F, TREQO CD HYSTERESIS	CFG TREQ0 CD ASSERT THRESH	Sets the Carrier Detect assert threshold.
	CFG_TREQ0_CD_DEASSERT_THRESH	Sets the Carrier Detect de-assert threshold.
1E, TREQ0 INPUT BOOST	CFG TREQ0 BOOST	Sets the Trace Equalizer boost level.
	CFG TREQ0 CD BOOST	Selects the boost method of the CD signal.

Table 4-2: Trace Equalizer Status and Configuration Parameters

4.4 Serial Digital Re-timer (CDR)

The GS3590 includes an integrated CDR, whose purpose is to lock to a valid incoming signal from the Cable Equalizer stage (when operating in cable equalizer mode) or the Trace Equalizer stage (when operating in cable driver mode) and produce a lower jitter signal at the Cable Driver or Trace Driver outputs. The CDR has the ability to lock to any of the following data rates: MADI (125Mb/s), SD-SDI (270Mb/s), HD-SDI (1.485Gb/s), and 3G-SDI (2.97Gb/s). This includes the f/1.001 rates.

The default settings of the re-timer block are optimal for most applications. However, the following controls allow the user to customize the behaviour of the re-timer: loop bandwidth control, Automatic and Manual Rate Detection.

Note: The parameters referred to within [Section 4.4.1](#page-26-0) to [Section 4.4.2](#page-26-1) are linked to their respective registers in [Table 4-4: CDR Control and Status Parameters.](#page-28-0) For a complete list of registers and functions, please see [Section 5.](#page-74-0)

4.4.1 PLL Loop Bandwidth Control

The ratio of output peak-to-peak jitter to input peak-to-peak jitter of the CDR can be represented by a low-pass jitter transfer function, with a bandwidth equal to the PLL loop bandwidth. Although the default loop bandwidth settings for the GS3590 CDR are ideal for most SDI signals, the GS3590 allows the user to adjust the loop bandwidth for each MADI and SMPTE-compliant rate.

Registers 0x0B through 0x0C contain the following parameters which allow the user to configure rate dependent loop bandwidth: **CFG_PLL_LBW_3G**, **CFG_PLL_LBW_HD**, **CFG_PLL_LBW_SD**, and **CFG_PLL_LBW_MADI**. The loop bandwidth settings are defined in terms of ratios of the nominal loop bandwidth. For each rate, where '1.0x' is the nominal loop bandwidth, the following ratios are available: 0.0625x, 0.125x, 0.25x, 0.5x, and 1.0x. [Table 2-3](#page-12-1) provides the specific loop bandwidths for each data rate and loop bandwidth setting. Lowering the loop bandwidth will lower the jitter amplitude above the loop bandwidth frequency. Although lower output jitter is desirable, the lower loop bandwidth may reduce the device's IJT to very high jitter that may be present outside the loop bandwidth.

4.4.2 Automatic and Manual Rate Detection

In Cable Equalizer mode, with the default rate detect settings, the CDR will automatically attempt to lock to any of following data rates: MADI (125Mb/s), SD-SDI (270Mb/s), HD-SDI (1.485Gb/s), and 3G-SDI (2.97Gb/s). This includes the f/1.001 rates.

In Cable Driver mode, with the default rate detect settings, the CDR will automatically attempt to lock to any of the following data rates: SD-SDI (270Mb/s), HD-SDI (1.485Gb/s), and 3G-SDI (2.97Gb/s). This includes the f/1.001 rates.

However, the CDR can be configured to only lock to a single rate, by setting the **CFG_AUTO_RATE_DETECT_ENA** and **CFG_MANUAL_RATE** parameters in register 0x06. In addition to **CFG_MANUAL_RATE**, when operating in cable driver mode and with automatic rate detection enabled (**CFG_AUTO_RATE_DETECT_ENA** = 1), specific rates can be excluded from the rate detect list through the **CFG_RATE_ENA_<r>** rate disable mask parameter in 0x06, where r is the rate to be disabled. For details on specific settings, please see [Table 5-3: Control Register Descriptions,](#page-78-2) [RATE_ DETECT_ MODE.](#page-80-0)

Note: The **CFG_RATE_ENA_<r>** parameter is only applicable to the trace equalizer input DDI in cable driver mode.

The **STAT_LOCK** parameter in register 0x86 will indicate that the CDR is locked when its value is 1_b and unlocked when its value is 0_b . The lock status can also be monitored externally on any GPIO pin, however it is the default mode for GPIO1, pin 18. The **STAT_DETECTED_RATE** parameter in register 0x87 will indicate the data rate at which the CDR is locked to. A value of 0_d in the **STAT_DETECTED_RATE** parameter indicates that the device is not locked, while values between 1_d and 4_d will indicate that the device is locked to one of the four available rates between MADI at 125Mb/s and 3G-SDI at 2.97Gb/s.

If the CDR cannot lock to any of the valid rates in automatic mode or the selected rate in manual mode, the signal can automatically be bypassed to the output. If the CDR does lock to the incoming signal, the re-timed and bypassed (if manual bypass control

enabled) signals are available at the appropriate output. See the [Section 4.8](#page-46-0) for more details.

4.4.3 Lock Time

4.4.3.1 Synchronous and Asynchronous Lock Time

Synchronous lock time is defined as the time it takes the device to re-lock to an existing signal that has been momentarily interrupted or to a new signal of the same data rate as the previous signal which has been quickly switched in.

Asynchronous lock time is defined as the time it takes the device to lock when a signal is first applied to the serial digital inputs, or when the signal rate changes. The asynchronous and synchronous lock times are defined in [Table 2-3](#page-12-1).

Note: To ensure synchronous lock times are met, the maximum interruption time of the signal is 10μs for an SD-SDI signal. HD, and 3G signals must have a maximum interruption time of 6μs. The new signal, after interruption, must have the same frequency as the original signal but may have an arbitrary phase.

Table 4-4: CDR Control and Status Parameters

4.5 PRBS Checker

The GS3590 includes an integrated PRBS Checker, which can error check a PRBS7 signal out of the trace or cable equalizer input blocks.

There are two modes of operation for the PRBS checker:

- **•** Timed Mode: Used for precise measurements of up to ~3.34s
	- In Timed Mode, the host sets the measurement time and executes the checker operation. The device ends the PRBS error check measurement when the timer expires, and the host reads back the measurement status and error count
- **•** Continuous Mode: Can be used for longer measurements but with less precision in the time interval
	- In Continuous Mode, the host controls the starts and stops of the PRBS error checking operation then reads back the measurement status and error count

Note: When working with the PRBS Checker, please note the following:

- **•** The parameters referred to in [Section 4.5](#page-29-0) to [Section 4.5.2](#page-31-0) are briefly described and linked to their respective registers in [Table 4-5](#page-31-1)
- **•** The PRBS Generator and Checker can be active at the same time. However, the Generator can not be looped-back on itself for error checking

4.5.1 Timed PRBS Check Measurement Procedure

For applications where measurement times are ~3.34s or less, the timed PRBS check mode is the most suitable. Alternatively, to achieve precise timing for lower BER signals, the timed PRBS check measurement can be repeated by the host and the total measurement time and error count is determined by summing the individual measurements.

In timed mode, the host sets the total measurement time by setting the **CFG_PRBS_CHECK_PREDIVIDER** and the **CFG_PRBS_CHECK_MEAS_TIME** parameters to the required values to achieve the total measurement time required by the application.

To perform a timed PRBS measurement, please complete the following steps:

1. Set the appropriate settings within **CFG_PRBS_CHECK_PREDIVIDER** and **CFG_PRBS_CHECK_MEAS_TIME** to achieve the total measurement time required by the application. The TMT (Total Measurement Time) is determined by the following equation:

TMT = **CFG_PRBS_CHECK_PREDIVIDER** * (**CFG_PRBS_CHECK_MEAS_TIME** *256+1) * (1/40MHz)

Note: Using the default **CFG_PRBS_CHECK_PREDIVIDER** setting of 0 (pre-divider = 4) and **CFG_PRBS_CHECK_MEAS_TIME** setting of 3 (**MEAS_TIME** = 3), the TMT is ~77μs per measurement.

2. Follow the steps outlined in the flowchart found within [Figure 4-4: Timed PRBS](#page-30-0) [Check Flow](#page-30-0).

Figure 4-4: Timed PRBS Check Flow

4.5.2 Continuous PRBS Check Measurement Procedure

The maximum measurement time for a timed PRBS error measurement is ~3.35 seconds. For links with very low error rates, this time is insufficient to capture an adequate number of errors. For these situations, the continuous PRBS check measurement is more appropriate.

In continuous PRBS measurement mode, the measurement can run as long as required (assuming the device remains locked) to ensure the BER test level is met.

To perform a continuous PRBS measurement, please follow the steps outlined in the flowchart found within [Figure 4-5: Continuous PRBS Flow Chart](#page-32-0)

Table 4-5: PRBS Checker Parameter Description

Figure 4-5: Continuous PRBS Flow Chart

4.6 Eye Monitor

The GS3590 includes an integrated Eye Monitor, which can scan the equalized signal from the trace or cable equalizer input blocks. The Eye Monitor is capable of performing a full 128h x 256v matrix-scan or simply a 4 coordinate shape-scan of the equalized signal (See [Figure 4-6\)](#page-33-1).

Figure 4-6: Full Matrix Scan (left) and 4-Point Shape Scan (right)

The Eye Monitor is highly-configurable, and the host can configure the offset, resolution, sample time, and error threshold parameters to control the depth and execution time of the scan. The Eye Monitor scans the signal from whichever of the trace or cable equalizer blocks is active for the current direction (see [Section 4.1.1](#page-17-2) for directional mode configuration). Similar to the PRBS Checker, the Eye Monitor is controlled through a 4-way handshake mechanism. The following sections outline the scan parameters and procedure to configure the eye scan area, error threshold, and run a shape or full scan.

4.6.1 Scan Matrix and Measurement Time

Vertical Offset Step = 1 Phase Step = 1

Vertical Offset Step = 2 Phase Step = 1

Phase Step $= 4$

[Figure 4-7](#page-34-1): Eye Scan Matrix Parameters

Figure 4-7 shows a visual representation of the scan matrix and indicates the spatial parameters that determine the scan area and resolution. Running a scan using the default offset and step parameters, results in 32768 (128x256) samples. The number of samples and thus, the total scan time can be reduced to meet the needs of the application. The scan area can be reduced by reducing the span determined by the vertical and phase start and stop offsets. Or, the resolution can be reduced by increasing the step size between adjacent samples. On the right in [Figure 4-7,](#page-34-1) there are three step settings used as examples, however there are a total of nine combinations possible. See [Table 4-6](#page-36-1) for the register addresses and parameter names of the spatial eye scan parameters.

For example, by increasing the vertical and phase step size to 4, the resolution is reduced to $(1/4)^2$, thus reducing the number of samples down to 2048 (32768x1/16). The vertical and horizontal scan information is useful when adjusting pre-emphasis and equalization of a link. However, once this is accomplished, it may be sufficient to use the Eye Scanner to only monitor jitter by setting the offsets to simply slice the eye at the centre offset position, thus obtaining a simple 128 sample horizontal scan. A horizontal eye can be configured to run in just over a millisecond.

In addition to the spatial parameters, the sample time, and thus the bit error rate resolution for the eye scan can be adjusted; longer scans can detect finer bit error rates. However, this proportionally increases the total scan time. The sample time in microseconds is determined by a 32-bit time-out value split across two 16 bit registers. See [Table 4-7](#page-39-0) for the register addresses and parameter names of the time-out eye scan parameters.

For example, using the default spatial and temporal measurement scan parameters, the scan time is approximately 6.6 seconds (32768 x 2 x 100μs). However, by changing the vertical and horizontal step size to 4, the scan time can be reduced to 400ms (2048 x 2 x 100μs).

The error count information can be used as is to determine the minimum inner contour based on the measurement time. However, the basic data can be post processed to determine things like error rate, and error threshold. The following equations provide guidance for user post-processing:

Equation 4-1

error rate = <mark>sample error count</mark>
sample time

Contour maps can be created by defining error rate thresholds, and grouping sampled points that fall between thresholds.

For example:

Equation 4-2

sample time **error**1**rate**1**threshold**¹¹ --- **sample**1**error**1**threshold sample**1**time error**1**rate**1**threshold**¹² ---

Some sampling scopes provide eye maps with BER contours; similar limited BER contour approximations can be obtained from the eye scan by using BER threshold groups.

For example:

Equation 4-3

<u>sample time x data rate</u> < sample error threshold < <mark>sample time x data rate</mark>
error rate threshold 1
Register Address_h and Name	Parameter Name	Description
5A, EYE MON SCAN CTRL 0	CTRL EYE PHASE START	Horizontal phase start index
	CTRL EYE PHASE STOP	Horizontal phase stop index
5B, EYE MON SCAN CTRL 1	CTRL EYE PHASE STEP	Horizontal phase step size
	CTRL EYE VERT OFFSET START	Vertical offset start index
5C, EYE MON SCAN CTRL 2	CTRL EYE VERT OFFSET STOP	Vertical offset stop index
	CTRL EYE VERT OFFSET STEP	Vertical offset step size

Table 4-6: Spatial Scan Configuration Parameters

4.6.2 Matrix-Scan and Shape-Scan Operation

The previous section described the parameters used to adjust the spatial and temporal eye scan settings. Each sample of the eye scan can record up to 65536 errors. A full eye scan would require 64KB (256 x 128 x 2 Bytes) of memory to store the data of a full scan. The Eye Monitor was implemented to use device resources more efficiently by segmenting a full scan into several partial scan segments. Each partial scans segment can contain up to 512B of scan data.

In the case of a full matrix-scan, there are 128 partial scan segments and each partial scan segment contains two complete scan lines ($2 \times 128 \times 2B = 512B$). In the case of a partial matrix-scan, each scan segment contains multiple partial scan lines including partial lines (see [Figure 4-8](#page-37-0)).

Figure 4-8: Full Matrix Scan (left) and Partial Matrix Scan (right)

[Figure 4-7](#page-34-0) illustrates an example of an eye scan, where the sampled eye data is not centred within the scan matrix. The eye scan data has an arbitrary centre phase relative to the centre of the matrix which is determined when the Eye Monitor is powered-up. While the Eye Monitor remains powered, subsequent scans will maintain the same relative phase allowing for consecutive scans to be compared for changes.

Although the scan data is not centred, a simple algorithm can be applied to the data to shift the eye data and extract the relevant information.

In addition to the matrix-scan, the Eye Monitor includes a built-in function called a shape-scan. The shape-scan returns four coordinates corresponding to the horizontal and vertical extremes of the inner eye (See [Figure 4-9](#page-38-0)).

Figure 4-9: 4-Point Scan Coordinates Relative to the Eye

The four points obtained from the shape-scan can be used to quickly and easily calculate the eye height and width of the signal eye. The shape-scan alone will most likely meet the signal analysis requirements of most applications. Alternatively, the coordinates obtained from the shape-scan can be used to optimize the bounds of a partial matrix-scan. The four points returned from the shape-scan are determined by the error rate threshold set by the error threshold parameter and the time-out parameters previously discussed.

Table 4-7: Time-out Eye Scan Parameters

This section provides a step-by-step procedure to run a matrix and shape-scan. The shape-scan procedure is described first.

Shape-Scan Procedure:

- 1. Ensure the offset and step parameters described in [Table](#page-36-0) 4-6 are set to their default values.
- 2. Configure the 4-point error rate threshold by setting each of the parameters listed in [Table](#page-39-0) 4-7.
- 3. Configure the eye monitor to run a shape-scan by setting **CTRL_EYE_SHAPE_SCAN_B** to 1.
- 4. Start the scan and poll the scanner status register until the scan is complete. Please refer to the flow diagram in [Figure](#page-40-0) 4-10.

Figure 4-10: Shape-Scan Flow Diagram

Matrix-Scan Procedure:

- 1. Set the bounds of the matrix-scan with the offset and step parameters described in [Table](#page-36-0) 4-6. The default value results in a full matrix-scan. Alternatively, the shape-scan can be executed and the coordinates returned can be used to minimize the scan time and data size of the scan.
- 2. Configure the 4-point error rate threshold by setting each of the parameters listed in [Table](#page-39-0) 4-7.
- 3. Configure the eye monitor to run a matrix-scan by setting **CTRL_EYE_SHAPE_SCAN_B** to 0.
- 4. Start the scan and poll the scanner status register until the scan is complete. Refer to the flow diagram in [Figure](#page-42-0) 4-11.

Read Eye Scan Buffer Procedure:

- 1. Host reads image size from **STAT_EYE_IMAGE_SIZE**. **Note:** The matrix-scan is composed of multiple partial scan segments. The size (in Bytes) of the last partial scan segment is stored in **STAT_EYE_IMAGE_SIZE**.
- 2. Host reads scan buffer data from register 0x6C00 to (0x6C00 + (size read from **STAT_EYE_IMAGE_SIZE**)/2).
	- Address 0x6C00 is the first header word corresponding to the last vertical offset position in the matrix that was read
	- Address 0x6C01 is the second header word corresponding to the image size. This value is a copy of the image size that was read from **STAT_EYE_IMAGE_SIZE**
	- Address 0x6C02 to (0x6C00 + (size read from **STAT_EYE_IMAGE_SIZE**)/2) is the eye scan data:
		- The image data is 2 bytes per sample point
		- Making reference to the Matrix shown in [Figure 4-7](#page-34-0), the eye scan data starting at 0x6C02 is stored in order from left to right, top to bottom, from the last stored vertical/horizontal position in the matrix
	- The number of samples contained in the scan buffer is equal to (size read from **STAT_EYE_IMAGE_SIZE** - 4)/2

Figure 4-11: Matrix-Scan Flow Diagram

4.7 PRBS Generator

The GS3590 includes an integrated PRBS Generator which can produce a differential PRBS7 or a divided clock signal on SDIO/SDO or DDO/DDO for system testing.

Note: The parameters referred to within this section are briefly described and linked to their respective registers in [Table 4-8.](#page-44-0)

• The PRBS Generator and Checker can be active at the same time. However, the Generator can not be looped-back on itself for error checking

Please consider the following before initializing the PRBS Generator for use:

- **•** Ensure that the directional mode setting is set to utilize the appropriate output. Refer to [Section 4.1.1](#page-17-0) for more information:
	- \triangleleft Cable Driver Mode PRBS output = SDIO/SDO
	- \triangleleft Cable Equalizer Mode PRBS output = DDO/DDO
- **•** If the application requires adjustment to the default output swing on either PRBS output, please see [Section 4.8.4](#page-48-0) for details on how to adjust these settings

To configure the PRBS Generator for use, please see the following steps:

- 1. Select the PRBS Generator as the source on the appropriate output:
	- To switch DDO/DDO from data mode to PRBS generator mode, set **CTRL_OUTPUT1_SIGNAL_SEL** = 1
	- To switch SDIO/SDO from data mode to PRBS generator mode, set **CTRL_OUTPUT0_SIGNAL_SEL** = 1
- 2. The default device settings are configured to power down the device on loss of input signal. If the PRBS Generator is to be used without a valid input signal, then the following automatic setting parameters must be disabled. This must be done to ensure device is powered up and the outputs are active for the PRBS Generator.

The following settings are required for PRBS output on either output:

- \cdot CTRL AUTO SLEEP = 0
- \div **CTRL MANUAL SLEEP** = 0

The following settings are required when DDO/DDO is selected as PRBS output:

- **CTRL_OUTPUT1_AUTO_MUTE** = 0
- **CTRL_OUTPUT1_MANUAL_MUTE** = 0
- **CTRL_OUTPUT1_AUTO_DISABLE** = 0
- **CTRL_OUTPUT1_MANUAL_DISABLE** = 0

The following settings are required when SDIO/SDO is selected as PRBS output:

- **CTRL_OUTPUT0_AUTO_MUTE** = 0
- **CTRL_OUTPUT0_MANUAL_MUTE** = 0
- **CTRL_OUTPUT0_AUTO_DISABLE** = 0
- **CTRL_OUTPUT0_MANUAL_DISABLE** = 0
- **CTRL_OUTPUT0_AUTO_SLEW** = 0
- Manually set the appropriate slew rate in **CTRL_OUTPUT0_MANUAL_SLEW** for the rate to be selected in **CTRL_PRBS_GEN_DATA_RATE**
	- 0 for SD and MADI
	- \cdot 1 for HD and 3G
- 3. Set the values within the following parameters which meet the needs of the application:
	- **CTRL_PRBS_GEN_SIGNAL_SELECT**
	- **CTRL_PRBS_GEN_CLK_SRC**
	- **CTRL_PRBS_GEN_DATA_RATE**
		- **Note:** If **CTRL_PRBS_GEN_CLK_SRC** was set to CDR recovered clock a valid signal that the CDR has locked to must be present for proper operation, and the PRBS Generator will match this data rate regardless of what rate **CTRL_PRBS_GEN_DATA_RATE** is set to
	- **CTRL_PRBS_GEN_CLK_DIVIDER**
	- **CTRL_PRBS_GEN_INVERT**
- 4. Start the Generator by setting **CTRL_PRBS_GEN_ENABLE** = 1.

To stop the Generator at any time, set **CTRL_PRBS_GEN_ENABLE** = 0. If the use of the PRBS Generator is complete, revert any settings made in steps 1, 2 and/or 4 to return to normal operation.

[Table 4-8](#page-44-0) provides a brief description of the parameters used to configure and enable the PRBS Generator. For a detailed description of each parameter, please reference the linked registers.

Table 4-8: PRBS Generator Parameter Descriptions

www.semtech.com

Table 4-8: PRBS Generator Parameter Descriptions (Continued)

4.8 Output Drivers

The GS3590 features two independent output drivers (see [Figure 3-2](#page-15-0) and [Figure 3-3\)](#page-15-1), with data and PRBS Generators available on both outputs. The two drivers provide highly-configurable amplitude and pre-emphasis control. The Cable Driver output on SDIO can compensate for significant loss between the device output and BNC. The Trace Driver, DDO, can compensate for up 15dB of insertion loss at 1.485GHz. This can represent up to 60" of compensation at 3G for typical micro-strip and strip-line routing. In normal operation, re-timed and bypassed data is available at both outputs. The signal on the outputs can be inverted to help with signal polarity when layout requires trace inversion. The PRBS Generator is available at both outputs. The LOS (Loss Of Signal) status from the equalizer stage can be used to automatically mute or disable the outputs on their assertion. The Loss Of Lock status from the CDR block can be used to mute the outputs. The Cable Driver is always disabled during sleep, while the Trace Driver can be configured to mute or disable during sleep. The sleep control modes takes precedence over the manual or automatic LOS and Loss of Lock output control modes.

Note: The <n> in the control parameter names refers to the output number. Output 0 is the cable driver output SDIO and output 1 is the trace driver output DDO.

4.8.1 Bypassed Re-timer Signal Output Control

With the default power-up settings, the GS3590 outputs will automatically switch to the bypassed signal (non-re-timed) whenever the PLL is unlocked. Alternatively, manual re-timer bypass may be configured by setting the

CTRL_OUTPUT<n>_RETIMER_AUTO_BYPASS and

CTRL_OUTPUT<n>_RETIMER_MANUAL_BYPASS parameters in register 0x4C to 0_b and 1_b respectively via the host interface, in which case the PLL will remain bypassed for all rates.

The re-timer bypass function, manual or automatic, does not affect the input equalization function of the device.

If the GS3590 is in Cable Driver Mode, and loop-back is not enabled, then setting SDIO to manual bypass will power-down the CDR block and features of the re-timer such as rate detect and lock detect will no longer be accessible in this mode. The same is true if the GS3590 is in Cable Equalizer Mode and DDO is set to manual bypass.

4.8.2 Output Driver Polarity Inversion

While in Data Mode, the signal polarity may be inverted at the outputs through the **CTRL_OUTPUT<n>_DATA_INVERT** parameters in register 0x48. This may be useful to compensate for an inverted upstream signal or to facilitate board signal routing. To invert the polarity of either of the two output drivers, write 1_b to control parameter

CTRL_OUTPUT<n>_DATA_INVERT.

4.8.3 Output Driver Data Rate Selection

The following information describes the default output driver configuration for each operational mode, and how to modify them if required by the application.

Cable Driver Mode

In cable driver mode, with default settings active, the GS3590 uses the output driver and slew rate group settings for the data rate to which the CDR is locked.

When the CDR is unlocked it will use the Bypass rate group:

- **CFG_OUTPUT0_CD_BYPASS_DRIVER_SWING**
- **CFG_OUTPUT0_CD_BYPASS_PREEMPH_WIDTH**
- **CFG_OUTPUT0_CD_BYPASS_PREEMPH_AMPL**
- **CFG_OUTPUT0_CD_BYPASS_PREEMPH_PWRDWN**

If required, manual selection of the output driver and slew rate group is possible using the following steps:

- 1. Set **CTRL OUTPUT0 AUTO SLEW** = 0
- 2. Set **CTRL_OUTPUT0_MANUAL_SLEW** to the desired rate group. The slew rate options are as follows:

 $0 = SD/MADI$ $1 = HD/3G$

Trace Driver Mode

In trace driver mode, with default settings active, the GS3590 uses the SD trace driver output group settings for all data rates, regardless of CDR lock condition or data rate being applied.

The following parameters are used to control the output for all data rates in the default condition:

- **CFG_OUTPUT1_TD_SD_DRIVER_SWING**
- **CFG_OUTPUT1_TD_SD_PREEMPH_WIDTH**
- **CFG_OUTPUT1_TD_SD_PREEMPH_AMPL**
- **CFG_OUTPUT1_TD_SD_PREEMPH_PWRDWN**

If required, per-rate selection of the trace driver output group setting is possible by setting **CTRL_OUTPUT1_TRDR_PER_RATE** = 1. Once set, the trace driver output group will be determined by the rate to which the CDR is locked.

For example, if the CDR is locked to 3G, the following parameters will be used to control the output drivers:

- **CFG_OUTPUT1_TD_3G_DRIVER_SWING**
- **CFG_OUTPUT1_TD_3G_PREEMPH_WIDTH**
- **CFG_OUTPUT1_TD_3G_PREEMPH_AMPL**
- **CFG_OUTPUT1_TD_3G_PREEMPH_PWRDWN**

Note: If per-rate settings are being used, when the CDR is not locked the trace driver will use the Bypass trace driver output group settings.

4.8.4 Amplitude and Pre-Emphasis Control

The two output drivers offer very granular amplitude and pre-emphasis control. For optimal loss compensation, both the pre-emphasis pulse amplitude and the pre-emphasis pulse width can be independently configured on both output drivers. This extra flexibility provides a mechanism to better shape the pre-emphasis gain to match the frequency loss response of interconnect composed of trace, connector and via losses. The swing and pre-emphasis can be independently configured for specific data rates.

Note: Output 0 references the Cable Driver, and Output 1 references the Trace Driver.

The output swing on the Cable Driver can be configured for the following three rate groups:

CFG_OUTPUT0_CD_SD_DRIVER_SWING (MADI and SD) **CFG_OUTPUT0_CD_HD_DRIVER_SWING** (HD and 3G) **CFG_OUTPUT0_CD_BYPASS_DRIVER_SWING** (Bypass)

The output pre-emphasis on the Cable Driver can be configured for the following two rate groups:

CFG_OUTPUT0_CD_HD_PREEMPH_WIDTH (HD and 3G) **CFG_OUTPUT0_CD_HD_PREEMPH_AMPL** (HD and 3G) **CFG_OUTPUT0_CD_BYPASS_PREEMPH_WIDTH** (Bypass) **CFG_OUTPUT0_CD_BYPASS_PREEMPH_AMPL** (Bypass)

The output driver swing and pre-emphasis will use the rate specific swing configuration when the CDR is locked to that rate. The default swing setting is ~800mV_{pp} single-ended into an external 75Ω load, and is adjustable in each of the output swing parameters listed above. The Cable Driver supply is pin 25 (VCCO_0) and should be connected to a 2.5V supply. The default pre-emphasis settings provide minimal insertion loss compensation.

The Trace Driver amplitude can be configured to use the same swing for all rates, or similarly to the Cable Driver, can have a specific swing for each rate.

The following registers allow a per rate swing to be configured for 4 rates:

```
CFG_OUTPUT1_TD_SD_DRIVER_SWING (SD) 
CFG_OUTPUT1_TD_HD_DRIVER_SWING (HD) 
CFG_OUTPUT1_TD_3G_DRIVER_SWING (3G)
CFG_OUTPUT1_TD_BYPASS_DRIVER_SWING (Bypass)
```
The output pre-emphasis on the Trace Driver can be configured for the following four rates:

```
CFG_OUTPUT1_TD_SD_PREEMPH_WIDTH (SD) 
CFG_OUTPUT1_TD_SD_PREEMPH_AMPL (SD) 
CFG_OUTPUT1_TD_HD_PREEMPH_WIDTH (HD) 
CFG_OUTPUT1_TD_HD_PREEMPH_AMPL (HD) 
CFG_OUTPUT1_TD_3G_PREEMPH_WIDTH (3G) 
CFG_OUTPUT1_TD_3G_PREEMPH_AMPL (3G) 
CFG_OUTPUT1_TD_BYPASS_PREEMPH_WIDTH (Bypass) 
CFG_OUTPUT1_TD_BYPASS_PREEMPH_AMPL (Bypass)
```
The Trace Driver swing can be adjusted in \approx 25mV_{pp} increments. The default swing value is 400V_{ppd} into an external 100Ω differential load. Although an adequate swing and

pre-emphasis can be achieved with a 1.8V output supply, for long traces where maximum output swing and pre-emphasis range is desired, it is recommended that the device VCC_DDO output supply pin be connected to a 2.5V supply. The default pre-emphasis settings provide minimal insertion loss compensation.

4.8.4.1 Pre-emphasis Optimization

The goal of pre-emphasis is to open the eye at the downstream receiver as much as possible. This means minimizing ISI jitter while meeting sufficient inner eye amplitude to meet a receiver's input sensitivity. The Cable Driver has the additional requirement to meet the SMPTE output specification.

The GS3590 has a high level of precision for pre-emphasis control, which allows for fine optimization of any loss channel. The default Cable Driver settings should meet SMPTE output specification for most applications with short (1 to 2 inch) trace between the GS3590 and the output BNC. However, the pre-emphasis values may be adjusted to produce a better-looking eye. It is difficult to provide guidance regarding dB, as a 3G eye diagram looks different depending on the video test equipment used. The designer must optimize for their targets.

The only requirement of the Trace Driver pre-emphasis settings is to minimize ISI introduced by a lossy link and maximize the eye opening at the receiver. The pre-emphasis compensation of the GS3590 output channel is a two-step process. The first step is to use the settings from [Figure 4-12](#page-49-0) to [Figure 4-19](#page-51-0) that best match the insertion loss of the link in the application, while the second step is a fine optimization procedure.

In most cases, where the downstream device has a CDR, the first step alone may meet the design target. However, if the downstream device is a non-re-timed buffer or crosspoint, it may be required to further optimize the settings to minimize the jitter thereby maximizing the system jitter budget. To do this, please see the [Fine](#page-51-1) [Optimization Procedure.](#page-51-1)

In the remainder of this section the following abbreviations are used for clarity:

DS = Driver Swing

PPA = Pre-emphasis Pulse Amplitude

Figure 4-12: Pre-emphasis Settings for VCCO_1 = 1.2V and DS = 7 (swing = 200mV_{pp})

Figure 4-13: Pre-emphasis Settings for VCCO_1 = 1.2V and DS = 16 (swing = 400mV_{pp})

Figure 4-14: Pre-emphasis Settings for VCCO_{_1} = 1.8V and DS = 7 (swing = 200mV_{pp})

Figure 4-15: Pre-emphasis Settings for VCCO_{_1} = 1.8V and DS = 16 (swing = 400mV_{pp})

Figure 4-16: Pre-emphasis Settings for VCCO_1 = 1.8V and DS = 35 (swing = 800mV_{pp})

Figure 4-17: Pre-emphasis Settings for VCCO_{_1} = 2.5V and DS = 7 (swing = 200mV_{pp})

Figure 4-18: Pre-emphasis Settings for VCCO_{_}1 = 2.5V and DS = 16 (swing = 400mV_{pp})

4.8.4.1.1 Fine Optimization Procedure

The procedure requires access to the signal at the downstream device input, or non-re-timed device output. If there are multiple stages between the initial downstream device input and final measurement point, it is still possible to perform optimization; however link settings within the other stages must be fairly optimized. The pre-emphasis amplitude (PPA) and pre-emphasis width (PPW) settings can be optimized by sweeping the PPA and PPW settings in increments of 'a' and 'w' and selecting the setting which results in the lowest jitter. For Trace Driver optimization, 'a'

The procedure has three steps.

1. Pre-emphasis Amplitude (PPA) Optimization: Set the PPA and PPW to the values obtained from the graph selected out of [Figure](#page-49-0) 4-12 to [Figure](#page-51-0) 4-19, and then measure the downstream jitter. While keeping PPW constant, increment the PPA by 'a'. If the jitter is lower after the first increment, continue to increment by 'a' until the jitter begins increasing or a setting of 50 is reached. If there was a setting which resulted in a lower jitter measurement than the initial setting, that is the Optimized Pre-emphasis Amplitude setting: PPA_{Optimal}, and the PPA optimization procedure is complete.

However, if the jitter increased after the first increment, decrement the setting by 'a' below the initial value. If the jitter is lower after the first decrement, continue to decrement by 'a' until the jitter begins increasing or a setting of 0 is reached. If there was a setting which resulted in a lower jitter measurement than the initial setting, that is the Optimized Pre-emphasis Amplitude: PPA_{Optimal}.

If incrementing the PPA or decrementing the PPA did not result in a setting with lower jitter, then the initial setting obtained from the graph selected out of [Figure](#page-49-0) 4-12 to [Figure](#page-51-0) 4-19 is the PPA optimized Pre-emphasis Amplitude setting: PPA_{Optimal.}

2. The second step is to set the PPA to the optimized setting PPA_{Optimal} determined in step 1 and PPW to the values obtained from the graph selected out of [Figure](#page-49-0) 4-12 to [Figure](#page-51-0) 4-19, then measure the downstream jitter. While keeping PPA constant, increment the PPW by 'w'. If the jitter is lower after the first increment, continue to increment by 'w' until the jitter begins increasing or a setting of 15 is reached. If there was a setting which resulted in a lower jitter measurement than the initial setting, that is the Optimized Pre-emphasis Width setting: PPW_{Ordimal} , and the optimization procedure is complete.

However, if the jitter increased after the first increment, decrement the setting by 'w' below the initial value. If the jitter is lower after the first decrement, continue to decrement by 1 until the jitter begins increasing or a value of 0 is reached. If there was a setting which resulted in a lower jitter measurement than the initial setting, that is the Optimized Pre-emphasis Width setting: PPW_{Optimal,} and the optimization procedure is complete.

If incrementing the PPW or decrementing the PPW did not result in a setting with lower jitter, then the initial setting value obtained from the graph selected out of [Figure](#page-51-0) 4-12 to Figure 4-19 is the optimized Pre-emphasis Width setting: PPW $_{\text{Ootimal}}$.

3. Pre-emphasis pulse amplitude has a direct impact on swing amplitude. The third and final step is to readjust the driver swing until the swing amplitude design target is met. The fine optimization procedure maybe repeated to ensure that the PPA_{Optimal} and PPW_{Optimal} settings previously determined still hold with the new DS setting.

Steps 1 and 2 are illustrated in [Figure 4-20: PPA Optimization Flow Chart](#page-53-0) and [Figure](#page-54-0) [4-21: PPW Optimization Flow Chart](#page-54-0) below.

Figure 4-20: PPA Optimization Flow Chart

Figure 4-21: PPW Optimization Flow Chart

Table 4-9: Output Swing and Pre-emphasis Control Parameters

Table 4-9: Output Swing and Pre-emphasis Control Parameters (Continued)

4.8.5 Trace Driver DC-Coupling Requirements

[Table 4-10](#page-57-0) lists the required V_{ccO} (driver supply voltage) and DS (driver swing) required to achieve three common nominal VDDO_{ppd} (peak-to-peak differential output voltages) and their associated nominal $V_{\rm{c,mut}}$ (output common mode voltage).

In the DC-coupled case, where V_{ccO} is connected to the same supply as the input buffer supply voltage of the downstream device, V_{cmount} in [Table 4-10](#page-57-0) is the common mode voltage at the output of the GS3590 driver. For short low-loss transmission lines, this will also be the common mode voltage created at the input termination of the downstream input buffer. However, for long and lossy transmission lines, the amplitude will be attenuated at the downstream receiver and therefore the common mode voltage created at the input termination will be higher and must be measured or simulated for accuracy. For proper link operation, the common mode voltage created at the input termination of the downstream input buffer must be within the V_{cmin} range specified by that device.

In the AC-coupled case, V_{cmout} is the common mode voltage at the driver side of the AC-coupling capacitor placed near the driver. In the AC-coupled case, $V_{\rm{c\,mout}}$ does not need to be within the V_{cmin} range specified by the downstream device. However, the capacitor should have a voltage rating that exceeds $|V_{\text{cmouth}}-V_{\text{cmin}}|$. In addition to the voltage rating, the recommended value of the AC-coupling capacitor should be at least 4.7μF to meet the low cut-off frequency requirement of low transition density signals such as the check-field pattern defined in SMPTE RP-198. The capacitor should have a temperature rating that maintains the capacitance over the required operating range.

Table 4-10: ΔV_{DDO} (mV_{ppd}) and V_{CMOUT}(V) vs. DS Setting and V_{CCO}

4.8.6 Output State Control Modes

The GS3590 provides several output state control modes to meet specific application requirements. The Trace Driver has the following three output modes: operational, muted, or disabled. The Cable Driver also has these three modes and additionally has a balanced mode. During non-sleep, if the control modes are configured such that multiple output modes are enabled, the priorities of the control modes from highest to lowest are the following: balanced (Cable Driver only), disabled, and then muted. [Section 4.8.6.1](#page-58-0) through [Section 4.8.6.3](#page-59-0) describe how to configure the output control modes that are enabled during non-sleep.

If the device enters sleep, either manually or automatically, the sleep output control modes take precedence over the non-sleep control modes. During sleep, the Cable Driver will always be disabled, while the Trace Driver can be configured to mute or disable during sleep. The default Trace Driver configuration is for it to be disabled during sleep; however the Trace Driver can be configured to mute during sleep by setting the **CFG_SLEEP_OUTPUT1_MUTE** parameter in register 0x5 to 1_b.

4.8.6.1 Output Mute Control Mode

Each of the outputs on the GS3590 have independent mute control modes, which can be configured through the host interface.

The following are the four output mute control modes:

- 1. The outputs automatically mute on LOS (default).
- 2. The outputs automatically mute on LOS and during rate search.
- 3. The outputs never mute.
- 4. The outputs are always muted.

The first mute control mode is the default power-up configuration for both output drivers (the **CTRL_OUTPUT<n>_AUTO_MUTE** control parameter in register 0x49 is set to 1_b). In this mode, the outputs will automatically mute on the assertion of LOS. This includes LOS as a result of setting up Squelch Adjust (see [Section 4.2.3](#page-19-0) for more details). In addition to mute on LOS, with auto mute control mode configured, setting the **CTRL_OUTPUT<n>_AUTO_MUTE_DURING_RATE_SEARCH** control parameter in register 0x49 to 1_b , will configure the outputs to also mute when the device loses lock and begins to rate search.

The outputs can be manually configured to never mute by setting both the **CTRL_OUTPUT<n>_AUTO_MUTE** and **CTRL_OUTPUT<n>_MANUAL_MUTE** control parameters in register 0x49 to 0_b . Alternatively, the outputs can be manually configured to always be muted by setting the **CTRL_OUTPUT<n>_AUTO_MUTE** and **CTRL_OUTPUT<n>_MANUAL_MUTE** control parameters to 0_b and 1_b respectively.

4.8.6.2 Output Disable Control Mode

Each of the outputs on the GS3590 also have independent disable control modes, which can be configured through the host interface.

The following are the three output disable control modes:

- 1. The outputs are never disabled (default).
- 2. The outputs are automatically disabled on LOS.
- 3. The outputs are always disabled.

The first disable control mode is the default power-up configuration for both output drivers (the **CTRL_OUTPUT<n>_AUTO_DISABLE** and **CTRL_OUTPUT<n>_MANUAL_DISABLE** control parameters in register 0x4A are both set to 0_b). In this mode, the outputs will never disable. By setting the **CTRL_OUTPUT<n>_AUTO_DISABLE** control parameter in register 0x4A to 1_b, the outputs will automatically disable on the assertion of LOS. This includes LOS as a result of setting up Squelch Adjust (see [Section 4.2.3](#page-19-0) for more details).

The output can be manually disabled by leaving the

CTRL_OUTPUT<n>_AUTO_DISABLE control parameter set to 0_b and setting the **CTRL_OUTPUT<n>_MANUAL_DISABLE** control parameter to 1b.

The disable control mode takes precedence over the output mute control mode.

4.8.6.3 Output Balanced Control Mode

The GS3590 has a feature designed to facilitate reliable Output Return Loss (ORL) measurements on SDIO/SDO while the device is still powered. The device can be put into BALANCE mode which prevents the outputs from toggling while ORL is being measured. BALANCE mode can be enabled through the host interface, by setting control parameter **CTRL_OUTPUT0_BALANCED** in register $4D_b$ to 1_b . This control is solely for the Cable Driver output. This control mode takes precedence over both the output mute and output disable control modes.

4.8.6.4 Loopback Control

The GS3590 has the ability to loop a re-clocked version of the signal applied to the trace equalizer input (DDI) to the trace driver output (DDO) while in Cable Driver Mode. To enable this feature set **CTRL_LOOPBACK_ENA** to 1.

With default settings applied, and the device set to Cable Driver Mode, the Trace Driver is inactive and it is controlled by the **CFG_TRDR_MUTE_WHEN_CABLE_DRIVER** parameter to determine whether it is muted or disabled. Once **CTRL_LOOPBACK_ENA** is set to 1, it overrides any setting in **CFG_TRDR_MUTE_WHEN_CABLE_DRIVER**.

Note: When using the Loopback feature, please note the following:

• The Loopback signal of DDI appearing on DDO will be only be re-clocked if the device is locked to the signal applied to the trace equalizer input (DDI). If the CDR is bypassed or not locked, the loopback signal will not be re-clocked.

- **•** The output state control modes described in [Section 4.8.6.1](#page-58-0) to [Section 4.8.6.3](#page-59-0) (disable, mute, and balanced) take priority over the **CTRL_LOOPBACK_ENA** parameter.
- **•** This mode is only applicable to Cable Driver Mode, using DDI as the input.

4.9 GPIO Controls

There are four configurable GPIO pins which can independently be configured as inputs or outputs. Each GPIO has a default function which can be re-configured through the host interface.

If there is a conflict between the internal register configuration of a given device function and the logic-level applied to a GPIO pin that is configured to control that same device function, the GPIO logic-level takes precedence over the internal register configuration. The logic HIGH and LOW levels of the GPIO[3:0] pin to which LOS is connected are specified by the EIA/JESD8-5A standard for 1.8V operation.

For a list of available functions and configuration details of GPIO[3:0], please refer to the GPIO Configuration Registers in [Section 5.](#page-74-0)

4.10 GSPI Host Interface

The GS3590 is configured via the Gennum Serial Peripheral Interface (GSPI).

The GSPI host interface is comprised of a serial data input signal (SDIN pin), serial data output signal (SDOUT pin), an active-LOW chip select ($\overline{\text{CS}}$ pin) and a burst clock (SCLK pin).

The GS3590 is a slave device, so the SCLK, SDIN and \overline{CS} signals must be sourced by the application host processor.

All read and write access to the device is initiated and terminated by the application host processor.

4.10.1 CS Pin

The Chip Select pin (\overline{CS}) is an active-low signal provided by the host processor to the GS3590.

The HIGH-to-LOW transition of this pin marks the start of serial communication to the GS3590.

The LOW-to-HIGH transition of this pin marks the end of serial communication to the GS3590.

Each device may use its own separate Chip Select signal from the host processor or up to 32 devices may be connected to a single Chip Select when making use of the Unit Address feature.

Only those devices whose Unit Address matches the UNIT ADDRESS in GSPI Command Word 1 will respond to communication from the host processor (unless the B'CAST ALL bit in GSPI Command Word 1 is set to 1).

4.10.2 SDIN Pin

The SDIN pin is the GSPI serial data input pin of the GS3590.

The 32-bit Command and 16-bit Data Words from the host processor or from the SDOUT pin of other devices are shifted into the device on the rising edge of SCLK when the CS pin is LOW.

4.10.3 SDOUT Pin

The SDOUT pin is the GSPI serial data output of the GS3590.

All data transfers out of the GS3590 to the host processor or to the SDIN pin of other connected devices occur from this pin.

By default at power-up or after system reset, the SDOUT pin provides a non-clocked path directly from the SDIN pin, regardless of the \overline{CS} pin state, except during the GSPI Data Word portion for read operations from the device. This allows multiple devices to be connected in Loop-Through configuration.

For read operations, the SDOUT pin is used to output data read from an internal Configuration and Status Register (CSR) when \overline{CS} is LOW. Data is shifted out of the device on the falling edge of SCLK, so that it can be read by the host processor or other downstream connected device on the subsequent SCLK rising edge.

4.10.3.1 GSPI Link Disable Operation

It is possible to disable the direct SDIN to SDOUT (Loop-Through) connection by writing a value of 1 to the **GSPI_LINK_DISABLE** bit in **CONTROL_REG**. When disabled, any data appearing at the SDIN pin will not appear at the SDOUT pin and the SDOUT pin is HIGH.

Note: Disabling the Loop-Through operation is temporarily required when initializing the Unit Address for up to 32 connected devices.

The time required to enable/disable the Loop-Through operation from assertion of the register bit is less than the GSPI configuration command delay as defined by the parameter t_{cmd} GSPI config (4 SCLK cycles).

Table 4-11: GSPI_LINK_DISABLE Bit Operation

Figure 4-22: GSPI_LINK_DISABLE Operation

4.10.3.2 GSPI Bus-Through Operation

Using GSPI Bus-Through operation, the GS3590 can share a common PCB trace with other GSPI devices for SDOUT output.

When configured for Bus-Through operation, by setting

GSPI_BUS_THROUGH_ENABLE bit to 1, the SDOUT pin will be high-impedance when the \overline{CS} pin is HIGH.

When the \overline{CS} pin is LOW, the SDOUT pin will be driven and will follow regular read and write operation as described in [Section 4.10.3](#page-61-0).

Multiple chains of GS3590 devices can share a single SDOUT bus connection to host by configuring the devices for Bus-Through operation. In such configuration, each chain requires a separate Chip Select (\overline{CS}) .

Figure 4-23: GSPI_BUS_THROUGH_ENABLE Operation

4.10.4 SCLK Pin

The SCLK pin is the GSPI serial data shift clock input to the device, and must be provided by the host processor.

Serial data is clocked into the GS3590 SDIN pin on the rising edge of SCLK. Serial data is clocked out of the device from the SDOUT pin on the falling edge of SCLK (read operation). SCLK is ignored when \overline{CS} is HIGH.

The maximum interface clock rate is 27MHz.

4.10.5 Command Word 1 Description

All GSPI accesses are a minimum of 48 bits in length (two 16-bit Command Words followed by a 16-bit Data Word) and the start of each access is indicated by the HIGH-to-LOW transition of the Chip Select (CS) pin of the GS3590.

The format of the Command Words and Data Word are shown in [Figure 4-24.](#page-64-0)

Data received immediately following this HIGH-to-LOW transition will be interpreted as a new Command Word.

4.10.5.1 R/W bit—B15 Command Word 1

This bit indicates a read or write operation.

When R/ \overline{W} is set to 1, a read operation is indicated, and data is read from the register specified by the ADDRESS field of the Command Word.

When R \overline{W} is set to 0, a write operation is indicated, and data is written to the register specified by the ADDRESS field of the Command Word.

4.10.5.2 B'CAST ALL—B14 Command Word 1

This bit is used in write operations to configure all devices connected in Loop-Through and Bus-Through configuration with a single command.

When B'CAST ALL is set to 1, the following Data Word (AUTOINC = 0) or Data Words (AUTOINC = 1) are written to the register specified by the ADDRESS field of the Command Words (and subsequent addresses when AUTOINC = 1), regardless of the setting of the UNIT ADDRESS(es).

When B'CAST ALL is set to 0, a normal write operation is indicated. Only those devices that have a Unit Address matching the UNIT ADDRESS field of Command Word 1 write the Data Word to the register specified by the ADDRESS field of the Command Words.

4.10.5.3 EMEM—B13 Command Word 1

The EMEM bit must be set to 1 in Command Word 1. When EMEM is set to 1, a 23-bit address split between Command Word 1 and Command Word 2 is used to access the registers in this device.

4.10.5.4 AUTOINC—B12 Command Word 1

When AUTOINC is set to 1, Auto-Increment read or write access is enabled.

In Auto-Increment Mode, the device automatically increments the register address for each contiguous read or write access, starting from the address defined in the ADDRESS field of the Command Word.

The internal address is incremented for each 16-bit read or write access until a LOW-to-HIGH transition on the $\overline{\text{CS}}$ pin is detected.

When AUTOINC is set to 0, single read or write access is required.

Auto-Increment write must not be used to update values in **CONTROL_REG**.

4.10.5.5 UNIT ADDRESS—B11:B7 Command Word 1

The 5 bits of the UNIT ADDRESS field of the Command Word are used to select one of 32 devices connected on a single chip select in Loop-Through or Bus-Through configurations.

Read and write accesses are only accepted if the UNIT ADDRESS field matches the programmed DEV_UNIT_ADDRESS in **CONTROL_REG**.

By default at power-up or after a device reset, the DEV_UNIT_ADDRESS is set to 00_h .

4.10.5.6 ADDRESS—B6:B0 Command Word 1 and B15:B0 Command Word 2

The Command and Data Word formats are shown in [Figure 4-24](#page-64-0) and [Figure 4-25](#page-64-1). As an example of the command word structure, reading register 0x90 from a device with unit address 3, that has AUTOINC = 0, and B'CAST ALL = 0 would be structured as follows:

- **•** Command word 1: 1010 0001 1000 0000 (0xA180)
- **•** Command word 2: 0000 0000 1001 0000 (0x90)

Figure 4-24: Command and Data Word Format

Figure 4-25: Command Word 1 and Command Word 2 Details

Note: Please see [Section 4.10.5.6 ADDRESS—B6:B0 Command Word 1 and B15:B0](#page-64-2) [Command Word 2](#page-64-2) for an example of the command word structure.

www.semtech.com

4.10.6 GSPI Transaction Timing

Figure 4-26: GSPI External Interface Timing

Table 4-12: GSPI Timing Parameters

Note:

1. Parameter is exactly multiple of SCLK periods and scales proportionally.

2. $\rm t_{cmd_GSPl_conf}$ inter-command delay must be used whenever modifying CONTROL_REG register at address 0x00.

4.10.7 Single Read/Write Access

Single read/write access timing for the GSPI interface is shown in [Figure 4-27](#page-67-0) to [Figure 4-31](#page-68-0).

When performing a single read or write access, one Data Word is read from/written to the device per access. Each access is a minimum of 48-bits long, consisting of two Command Words and a single Data Word. The read or write cycle begins with a HIGH-to-LOW transition of the \overline{CS} pin. The read or write access is terminated by a LOW-to-HIGH transition of the \overline{CS} pin.

The maximum interface clock rate is 27MHz and the inter-command delay time indicated in the figures as t_{cmd} , is a minimum of 3 SCLK clock cycles. After modifying values in **CONTROL_REG**, the inter-command delay time, t_{cmd_GSPI_config, is a minimum} of 4 SCLK clock cycles.

For read access, the time from the last bit of Command Word 2 to the start of the data output, as defined by t_5 , corresponds to no less than 4 SCLK clock cycles at 27MHz.

Figure 4-27: GSPI Write Timing—Single Write Access with Loop-Through Operation (default)

Figure 4-28: GSPI Write Timing—Single Write Access with GSPI Link-Disable Operation

Figure 4-29: GSPI Write Timing—Single Write Access with Bus-Through Operation

Figure 4-30: GSPI Read Timing—Single Read Access with Loop-Through Operation (default)

Figure 4-31: GSPI Read Timing—Single Read Access with Bus-Through Operation

4.10.8 Auto-increment Read/Write Access

Auto-increment read/write access timing for the GSPI interface is shown in [Figure 4-32](#page-68-1) to [Figure 4-36](#page-69-0).

Auto-increment mode is enabled by the setting the **AUTOINC** bit of Command Word 1.

In this mode, multiple Data Words can be read from/written to the device using only one starting address. Each access is initiated by a HIGH-to-LOW transition of the \overline{CS} pin, and consists of two Command Words and one or more Data Words. The internal address is automatically incremented after the first read or write Data Word, and continues to increment until the read or write access is terminated by a LOW-to-HIGH transition of the \overline{CS} pin.

Note: Writing to **CONTROL_REG** using Auto-increment access is not allowed.

The maximum interface clock rate is 27MHz and the inter-command delay time indicated in the diagram as t_{cmd} , is a minimum of 3 SCLK clock cycles.

For read access, the time from the last bit of the second Command Word to the start of the data output of the first Data Word as defined by t_5 will be no less than 4 SCLK cycles at 27MHz. All subsequent read data accesses will not be subject to this delay during an Auto-Increment read.

SCLK \overline{CS} COMMAND WORD 1 COMMAND WORD 2 \overline{DATA} DATA 2 SDIN

Figure 4-32: GSPI Write Timing—Auto-Increment with Loop-Through Operation (default)

Figure 4-33: GSPI Write Timing—Auto-Increment with GSPI Link Disable Operation

Figure 4-34: GSPI Write Timing—Auto-Increment with Bus-Through Operation

Figure 4-35: GSPI Read Timing—Auto-Increment Read with Loop-Through Operation (default)

Figure 4-36: GSPI Read Timing—Auto-Increment Read with Bus-through Operation

4.10.9 Setting a Device Unit Address

Multiple (up to 32) GS3590 devices can be connected to a common Chip Select ($\overline{\text{CS}}$) in Loop-Through or Bus-Through operation.

To ensure that each device selected by a common \overline{CS} can be separately addressed, a unique Unit Address must be programmed by the host processor at start-up as part of system initialization or following a device reset.

Note: By default at power-up or after a device reset, the **DEV_UNIT_ADDRESS** of each device is set to 0_h and the SDIN \rightarrow SDOUT non-clocked loop-through for each device is enabled.

These are the steps required to set the **DEV_UNIT_ADDRESS** of devices in a chain to values other than 0:

- 1. Write to Unit Address 0 selecting **CONTROL_REG** (ADDRESS = 0), with the **GSPI_LINK_DISABLE** bit set to 1 and the **DEV_UNIT_ADDRESS** field set to 0. This disables the direct SDIN \rightarrow SDOUT non-clocked path for all devices on chip select.
- 2. Write to Unit Address 0 selecting **CONTROL_REG** (ADDRESS = 0), with the **GSPI_LINK_DISABLE** bit set to 0 and the **DEV_UNIT_ADDRESS** field set to a unique Unit Address. This configures **DEV_UNIT_ADDRESS** for the first device in the chain. Each subsequent such write to Unit Address 0 will configure the next device in the chain. If there are 32 devices in a chain, the last (32nd) device in the chain must use **DEV_UNIT_ADDRESS** value 0.
- 3. Repeat step 2 using new, unique values for the **DEV_UNIT_ADDRESS** field in **CONTROL_REG** until all devices in the chain have been configured with their own unique Unit Address value.

Note: t_{cmd_GSPI_conf delay must be observed after every write that modifies} **CONTROL_REG**.

All connected devices receive this command (by default the Unit Address of all devices is 0), and the Loop-Through operation will be re-established for all connected devices.

Once configured, each device will only respond to Command Words with a UNIT ADDRESS field matching the **DEV_UNIT_ADDRESS** in **CONTROL_REG**.

Note: Although the Loop-Through and Bus-Through configurations are compatible with previous generation GSPI enabled devices (backward compatibility), only devices supporting Unit Addressing can share a chip select. All devices on any single chip select must be connected in a contiguous chain with only the last device's SDOUT connected to the application host processor. Multiple chains configured in Bus-Through mode can have their final SDOUT outputs connected to a single application host processor input.

4.10.10 Default GSPI Operation

By default at power up or after a device reset, the GS3590 is set for Loop-Through Operation and the internal **DEV_UNIT_ADDRESS** field of the device is set to 0.

[Figure 4-37](#page-70-0) shows a functional block diagram of the Configuration and Status Register (CSR) map in the GS3590.

Figure 4-37: Internal Register Map Functional Block Diagram

The steps required for the application host processor to write to the Configuration and Status Registers via the GSPI, are as follows:

- 1. Set Command Word 1 for write access ($R/\overline{W} = 0$); set Auto Increment; set the Unit Address field in the Command Word 1 to match the configured **DEV_UNIT_ADDRESS** which will be zero after power-up. Set the Register Address bits in Command Word 1 to match the upper 7 bits of the register address to be accessed. Set the bits in Command Word 2 to match the lower 16 bits of the register address to be accessed. Write Command Word 1 and Command Word 2.
- 2. Write the Data Word to be written to the first register.

3. Write the Data Word to be written to the next register in Auto Increment mode, etc.

Read access is the same as the above with the exception of step 1, where the Command Word 1 is set for read access ($R/\overline{W} = 1$).

Note: The UNIT ADDRESS field of Command Word 1 must always match **DEV_UNIT_ADDRESS** for an access to be accepted by the device. Changing **DEV_UNIT_ADDRESS** to a value other than 0 is only required if multiple devices are connected to a single chip select (in Loop-Through or Bus-Through configuration).

4.10.11 Clear Sticky Counts Through Four Way Handshake

There are four sticky counters that keep count of changes in status of primary and secondary carrier detect, rate changes, and lock changes. The counters can be read from the following four parameters in register 0x84 and 0x85:

STAT_CNT_PRI_CD_CHANGES, STAT_CNT_SEC_CD_CHANGES,

STAT_CNT_RATE_CHANGES, and **STAT_CNT_PLL_LOCK_CHANGES**. The counters saturate at 255 (0xFF) and must be cleared before additional status changes can be counted. The following four way handshake procedures clears the counters.

- 1. Poll **STAT_CLEAR_COUNTS_STATUS** parameter until equal to 0 (idle), then set **CTRL_CLEAR_COUNTS** = 1 (clear sticky counts).
- 2. Poll **STAT_CLEAR_COUNTS_STATUS** parameter until equal to 2 (cleared), then reset **CTRL_CLEAR_COUNTS** to 0.

The device will now reset **STAT_CLEAR_COUNTS_STATUS** to 0 (idle) and the clearing process can be repeated at any time.

4.10.12 Device Power-Up Sequence

If all power supplies cannot be guaranteed to power up simultaneously, ensure that VCC_DDI powers up first. Please note that there is no minimum time requirement between power supply initializations after VCC_DDI is energized.

Note: Please check with your local FAE (field applications engineer), as some devices may need updated configuration settings. If a configuration file has been provided by the FAE, see the timing information in the Serial Routing and Distribution Product Configuration Loading Procedure Application Note (PDS-061176).

4.10.12.1 Power-Up Timing Sequence

The following timing sequence must be observed after power-up when no external configuration loading is required. See [Figure 4-38](#page-72-0) for the timing requirements of Steps 1 and 2 below.

Step 1 – No GSPI Access Allowed

- a) Device supply reaches 90% of target. POR (Power On Reset) is activated.
- b) Internal blocks reset, default device configuration boot-up begins.
- c) Default device configuration boot-up process.
Step 2 – GSPI Access Allowed

- a) Host sets **EYE_MON_INT_CFG_3** (register address 0x57) to 0x8006.
- b) If there are multiple devices on the GSPI chain, the host should configure the unit address of each device. See [Section](#page-69-0) 4.10.9 for further information on unit addressing.
- c) Host sets custom application specific settings.
- d) Normal operation begins.

Figure 4-38: Power-Up Sequence.

4.10.13 Host Initiated Device Reset

The GS3590 includes a reset function accessible via the device's host interface, which reverts all internal logic and register values to their default values.

The device can be reset with a single write of AD00_h to the **RESET_CONTROL** bits of the **CONTROL_RESET** register, which will assert and de-assert the device reset within the duration of the GSPI write access Data Word.

The device can be placed and held in reset by writing AA00_h to the RESET_CONTROL bits of the **CONTROL_RESET** register. Subsequent writes of DD00_h to the **RESET_CONTROL** bits will de-assert device reset.

The current state of user-initiated device reset can be read from the **RESET_CONTROL** bits of **CONTROL_RESET** register.

While in reset, host interface access to any other register will not be functional and all logic and configuration registers will be in reset state. While in reset, output behaviour is undefined. The digital logic and registers within the device will exit the reset state 5ms after device reset is de-asserted.

The following timing sequence must be observed to initiate a device reset.

Note: Please check with your local FAE (field applications engineer), as some devices may need updated configuration settings. If a configuration file has been provided by the FAE, see the timing information in the Serial Routing and Distribution Product Configuration Loading Procedure Application Note (PDS-061176).

4.10.13.1 Host Initiated Device Reset Timing Sequence

The following timing sequence must be observed after a Host Initiated Device Reset when no external configuration loading is required. See [Figure 4-39](#page-73-0) for the timing requirements of the Steps 1 to 3 below.

Step 1 – GSPI Access Allowed

a) Host writes 0xAD00 to register 0x007F to reset selected devices, or all devices using broadcast.

Step 2– No GSPI Access Allowed

- a) Internal blocks reset, default device configuration boot-up begins.
- b) Default device configuration boot-up completes.

Step 3 – GSPI Access Allowed

- a) Host sets **EYE_MON_INT_CFG_3** (register address 0x57) to 0x8006.
- b) If there are multiple devices on the GSPI chain, host must reconfigure unit address of each device that was reset. See [Section](#page-69-0) 4.10.9 for further information on unit addressing.
- c) Host sets custom application specific settings.
- d) Normal operation begins.

Figure 4-39: Host Initiated Device Reset Timing Sequence.

5. Register Map

The host interface on the GS3590 provides users complete control of key features such as GPIO configuration, PLL loop bandwidth settings, re-time parameters, carrier detection, cable equalization, bypass modes, output swing controls, mute functions, pre-emphasis control and many others.

It also includes a wide selection of Status Registers which allow the user to read back several key metrics of information from the GS3590 to add more flexibility to their designs.

[Section 5.1](#page-74-0) to [Section 5.3](#page-78-2) cover each Control and Status Register in detail.

5.1 Control Registers

Table 5-1: Control Registers

www.semtech.com

Table 5-1: Control Registers (Continued)

www.semtech.com

Table 5-1: Control Registers (Continued)

5.2 Status Registers

Table 5-2: Status Registers

5.3 Register Descriptions

5.3.1 Control Register Descriptions

Table 5-3: Control Register Descriptions

Table 5-3: Control Register Descriptions (Continued)

5.3.2 Status Register Descriptions

6. Application Information

Figure 6-1: Typical Application Circuit

Note 1: 4.7μF AC-coupling capacitors are required on DDO/DDO when the downstream IC has an input common mode range that is incompatible with the output common mode range of the GS3590.

Note 2: Pin 2 must be connected to pin 30 through a 4.7μF capacitor and a carefully designed transmission line for Cable Equalizer mode to be functional.

Note 3: It is recommended that separate filtered supplies are used for the following three groups: (V_{CC_DDI}, V_{CC_CORE}), (V_{CCO1P8_0}, V_{CCO1P8_1}, V_{DD}, V_{CCO_1}*), (V_{CCO_0}). *Assuming Vcco supply is chosen as 1.8V. Multiple devices can share the same filtered supply plane.

7. Package & Ordering Information

7.1 Package Dimensions

NOTES:

1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS (ANGLES IN DEGREES).

2. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

3. DIMENSION OF LEAD WIDTH APPLIES TO TERMINAL AND IS MEASURED BETWEEN 0.15 to 0.30mm FROM THE TERMINAL TIP.

Figure 7-1: Package Dimensions

7.2 Recommended PCB Footprint

Figure 7-2: Recommended PCB Footprint

7.3 Packaging Data

Table 7-1: Packaging Data

7.4 Marking Diagram

XXXX - Last 4 digits of Assembly lot E3 - Pb-free & Green indicator YYWW - Date Code

Figure 7-3: Marking Diagram

7.5 Solder Reflow Profiles

Figure 7-4: Maximum Pb-free Solder Reflow Profile

7.6 Ordering Information

Table 7-2: Ordering Information

www.semtech.com