

260-Pin BGA
Com & Ind Temp
HSTL I/O

**144Mb SigmaQuad-IIIe™
Burst of 2 ECCRAM™**

Up to 800 MHz
1.25V ~ 1.3V V_{DD}
1.5V V_{DDQ}

Features

- 4Mb x 36 and 8Mb x 18 organizations available
- 800 MHz maximum operating frequency
- 1.6 BT/s peak transaction rate (in billions per second)
- 115 Gb/s peak data bandwidth (in x36 devices)
- Separate I/O DDR Data Buses
- Non-multiplexed DDR Address Bus
- Two operations - Read and Write - per clock cycle
- Burst of 2 Read and Write operations
- 3 cycle Read Latency
- On-chip ECC with virtually zero SER
- 1.25V ~ 1.3V core voltage
- 1.5V HSTL I/O interface
- Configurable ODT (on-die termination)
- ZQ pin for programmable driver impedance
- ZT pin for programmable ODT impedance
- IEEE 1149.1 JTAG-compliant Boundary Scan
- 260-pin, 14 mm x 22 mm, 1 mm ball pitch, 6/6 RoHS-compliant BGA package

SigmaQuad-IIIe™ Family Overview

SigmaQuad-IIIe ECCRAMs are the Separate I/O half of the SigmaQuad-IIIe/SigmaDDR-IIIe family of high performance ECCRAMs. Although very similar to GSI's second generation of networking SRAMs (the SigmaQuad-II/SigmaDDR-II family), these third generation devices offer several new features that help enable significantly higher performance.

Clocking and Addressing Schemes

The GS81313HQ18/36GK SigmaQuad-IIIe ECCRAMs are synchronous devices. They employ three pairs of positive and negative input clocks; one pair of master clocks, \overline{CK} and \overline{CK} , and two pairs of write data clocks, $\overline{KD}[1:0]$ and $\overline{KD}[1:0]$. All six input clocks are single-ended; that is, each is received by a dedicated input buffer.

\overline{CK} and \overline{CK} are used to latch address and control inputs, and to control all output timing. $\overline{KD}[1:0]$ and $\overline{KD}[1:0]$ are used solely to latch data inputs.

Each internal read and write operation in a SigmaQuad-IIIe B2 ECCRAM is two times wider than the device I/O bus. An input data bus de-multiplexer is used to accumulate incoming data before it is simultaneously written to the memory array. An output data multiplexer is used to capture the data produced from a single memory array read and then route it to the appropriate output drivers as needed. Therefore, the address field of a SigmaQuad-IIIe B2 ECCRAM is always one address pin less than the advertised index depth (e.g. the 8M x 18 has 4M addressable index).

On-Chip Error Correction Code

GSI's ECCRAMs implement an ECC algorithm that detects and corrects all single-bit memory errors, including those induced by SER events such as cosmic rays, alpha particles, etc. The resulting Soft Error Rate of these devices is anticipated to be <0.002 FITs/Mb — a 5-order-of-magnitude improvement over comparable SRAMs with no on-chip ECC, which typically have an SER of 200 FITs/Mb or more.

All quoted SER values are at sea level in New York City.

Parameter Synopsis

| Speed Grade | Max Operating Frequency | Read Latency | V _{DD} |
|-------------|-------------------------|--------------|-----------------|
| -800 | 800 MHz | 3 cycles | 1.2V to 1.35V |
| -714 | 714 MHz | 3 cycles | 1.2V to 1.35V |
| -600 | 600 MHz | 3 cycles | 1.2V to 1.35V |

8M x 18 Pinout (Top View)

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 |
|---|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|
| A | V _{DD} | V _{DDQ} | V _{DD} | V _{DDQ} | NC (RSVD) | MCH (CFG) | MCL | ZQ | PZT1 | V _{DDQ} | V _{DD} | V _{DDQ} | V _{DD} |
| B | V _{SS} | NU _O | V _{SS} | NU _I | MCH | MCL (B4M) | NC (RSVD) | MCH (SIOM) | PZT0 | D0 | V _{SS} | Q0 | V _{SS} |
| C | Q17 | V _{DDQ} | D17 | V _{DDQ} | V _{SS} | SA | V _{DD} | SA | V _{SS} | V _{DDQ} | NU _I | V _{DDQ} | NU _O |
| D | V _{SS} | NU _O | V _{SS} | NU _I | SA | V _{DDQ} | NC (288 Mb) | V _{DDQ} | SA | D1 | V _{SS} | Q1 | V _{SS} |
| E | Q16 | V _{DDQ} | D16 | V _{DD} | V _{SS} | SA | V _{SS} | SA | V _{SS} | V _{DD} | NU _I | V _{DDQ} | NU _O |
| F | V _{SS} | NU _O | V _{SS} | NU _I | SA | V _{DD} | V _{DDQ} | V _{DD} | SA | D2 | V _{SS} | Q2 | V _{SS} |
| G | Q15 | NU _O | D15 | NU _I | V _{SS} | SA | MZT1 | SA | V _{SS} | D3 | NU _I | Q3 | NU _O |
| H | Q14 | V _{DDQ} | D14 | V _{DDQ} | SA | V _{DDQ} | \bar{W} | V _{DDQ} | SA | V _{DDQ} | NU _I | V _{DDQ} | NU _O |
| J | V _{SS} | NU _O | V _{SS} | NU _I | V _{SS} | SA | V _{SS} | SA | V _{SS} | D4 | V _{SS} | Q4 | V _{SS} |
| K | CQ1 | V _{DDQ} | V _{REF} | V _{DD} | KD1 | V _{DD} | CK | V _{DD} | KD0 | V _{DD} | V _{REF} | V _{DDQ} | CQ0 |
| L | $\overline{CQ1}$ | V _{SS} | QVLD1 | V _{SS} | $\overline{KD1}$ | V _{DDQ} | \overline{CK} | V _{DDQ} | $\overline{KD0}$ | V _{SS} | QVLD0 | V _{SS} | $\overline{CQ0}$ |
| M | V _{SS} | Q13 | V _{SS} | D13 | V _{SS} | SA | V _{SS} | SA | V _{SS} | NU _I | V _{SS} | NU _O | V _{SS} |
| N | NU _O | V _{DDQ} | NU _I | V _{DDQ} | PLL | V _{DDQ} | \bar{R} | V _{DDQ} | MCH | V _{DDQ} | D5 | V _{DDQ} | Q5 |
| P | NU _O | Q12 | NU _I | D12 | V _{SS} | SA | MZT0 | SA | V _{SS} | NU _I | D6 | NU _O | Q6 |
| R | V _{SS} | Q11 | V _{SS} | D11 | MCH | V _{DD} | V _{DDQ} | V _{DD} | RST | NU _I | V _{SS} | NU _O | V _{SS} |
| T | NU _O | V _{DDQ} | NU _I | V _{DD} | V _{SS} | SA | V _{SS} | SA | V _{SS} | V _{DD} | D7 | V _{DDQ} | Q7 |
| U | V _{SS} | Q10 | V _{SS} | D10 | NC (576 Mb) | V _{DDQ} | NC (RSVD) | V _{DDQ} | NC (1152 Mb) | NU _I | V _{SS} | NU _O | V _{SS} |
| V | NU _O | V _{DDQ} | NU _I | V _{DDQ} | V _{SS} | SA (x18) | V _{DD} | SA (B2) | V _{SS} | V _{DDQ} | D8 | V _{DDQ} | Q8 |
| W | V _{SS} | Q9 | V _{SS} | D9 | TCK | MCL | RCS | MCL | TMS | NU _I | V _{SS} | NU _O | V _{SS} |
| Y | V _{DD} | V _{DDQ} | V _{DD} | V _{DDQ} | TDO | ZT | NC (RSVD) | MCL | TDI | V _{DDQ} | V _{DD} | V _{DDQ} | V _{DD} |

Notes:

1. Pins 6W, 7A, 8W, and 8Y must be tied Low in this device.
2. Pins 5B, 5R and 9N must be tied High in this device.
3. Pin 6A is defined as mode pin CFG in the pinout standard. It must be tied High in this device to select x18 configuration.
4. Pin 8B is defined as mode pin SIOM in the pinout standard. It must be tied High in this device to select Separate I/O configuration.
5. Pin 6B is defined as mode pin B4M in the pinout standard. It must be tied Low in this device to select Burst-of-2 configuration.
6. Pin 6V is defined as address pin SA for x18 devices. It is used in this device.
7. Pin 8V is defined as address pin SA for B2 devices. It is used in this device.
8. Pin 7D is reserved as address pin SA for 288 Mb devices. It is a true no connect in this device.
9. Pin 5U is reserved as address pin SA for 576 Mb devices. It is a true no connect in this device.
10. Pin 9U is reserved as address pin SA for 1152 Mb devices. It is a true no connect in this device.

4M x 36 Pinout (Top View)

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 |
|---|------------------|------------------|------------------|------------------|------------------|--------------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|
| A | V _{DD} | V _{DDQ} | V _{DD} | V _{DDQ} | NC (RSVD) | MCL (CFG) | MCL | ZQ | PZT1 | V _{DDQ} | V _{DD} | V _{DDQ} | V _{DD} |
| B | V _{SS} | Q35 | V _{SS} | D35 | MCH | MCL (B4M) | NC (RSVD) | MCH (SIOM) | PZT0 | D0 | V _{SS} | Q0 | V _{SS} |
| C | Q26 | V _{DDQ} | D26 | V _{DDQ} | V _{SS} | SA | V _{DD} | SA | V _{SS} | V _{DDQ} | D9 | V _{DDQ} | Q9 |
| D | V _{SS} | Q34 | V _{SS} | D34 | SA | V _{DDQ} | NC (288 Mb) | V _{DDQ} | SA | D1 | V _{SS} | Q1 | V _{SS} |
| E | Q25 | V _{DDQ} | D25 | V _{DD} | V _{SS} | SA | V _{SS} | SA | V _{SS} | V _{DD} | D10 | V _{DDQ} | Q10 |
| F | V _{SS} | Q33 | V _{SS} | D33 | SA | V _{DD} | V _{DDQ} | V _{DD} | SA | D2 | V _{SS} | Q2 | V _{SS} |
| G | Q24 | Q32 | D24 | D32 | V _{SS} | SA | MZT1 | SA | V _{SS} | D3 | D11 | Q3 | Q11 |
| H | Q23 | V _{DDQ} | D23 | V _{DDQ} | SA | V _{DDQ} | \bar{W} | V _{DDQ} | SA | V _{DDQ} | D12 | V _{DDQ} | Q12 |
| J | V _{SS} | Q31 | V _{SS} | D31 | V _{SS} | SA | V _{SS} | SA | V _{SS} | D4 | V _{SS} | Q4 | V _{SS} |
| K | CQ1 | V _{DDQ} | V _{REF} | V _{DD} | KD1 | V _{DD} | CK | V _{DD} | KD0 | V _{DD} | V _{REF} | V _{DDQ} | CQ0 |
| L | $\overline{CQ1}$ | V _{SS} | QVLD1 | V _{SS} | $\overline{KD1}$ | V _{DDQ} | \overline{CK} | V _{DDQ} | $\overline{KD0}$ | V _{SS} | QVLD0 | V _{SS} | $\overline{CQ0}$ |
| M | V _{SS} | Q22 | V _{SS} | D22 | V _{SS} | SA | V _{SS} | SA | V _{SS} | D13 | V _{SS} | Q13 | V _{SS} |
| N | Q30 | V _{DDQ} | D30 | V _{DDQ} | PLL | V _{DDQ} | \bar{R} | V _{DDQ} | MCH | V _{DDQ} | D5 | V _{DDQ} | Q5 |
| P | Q29 | Q21 | D29 | D21 | V _{SS} | SA | MZT0 | SA | V _{SS} | D14 | D6 | Q14 | Q6 |
| R | V _{SS} | Q20 | V _{SS} | D20 | MCH | V _{DD} | V _{DDQ} | V _{DD} | RST | D15 | V _{SS} | Q15 | V _{SS} |
| T | Q28 | V _{DDQ} | D28 | V _{DD} | V _{SS} | SA | V _{SS} | SA | V _{SS} | V _{DD} | D7 | V _{DDQ} | Q7 |
| U | V _{SS} | Q19 | V _{SS} | D19 | NC (576 Mb) | V _{DDQ} | NC (RSVD) | V _{DDQ} | NC (1152 Mb) | D16 | V _{SS} | Q16 | V _{SS} |
| V | Q27 | V _{DDQ} | D27 | V _{DDQ} | V _{SS} | NU ₁ (x18) | V _{DD} | SA (B2) | V _{SS} | V _{DDQ} | D8 | V _{DDQ} | Q8 |
| W | V _{SS} | Q18 | V _{SS} | D18 | TCK | MCL | RCS | MCL | TMS | D17 | V _{SS} | Q17 | V _{SS} |
| Y | V _{DD} | V _{DDQ} | V _{DD} | V _{DDQ} | TDO | ZT | NC (RSVD) | MCL | TDI | V _{DDQ} | V _{DD} | V _{DDQ} | V _{DD} |

Notes:

1. Pins 6W, 7A, 8W, and 8Y must be tied Low in this device.
2. Pins 5B, 5R and 9N must be tied High in this device.
3. Pin 6A is defined as mode pin CFG in the pinout standard. It must be tied Low in this device to select x36 configuration.
4. Pin 8B is defined as mode pin SIOM in the pinout standard. It must be tied High in this device to select Separate I/O configuration.
5. Pin 6B is defined as mode pin B4M in the pinout standard. It must be tied Low in this device to select Burst-of-2 configuration.
6. Pin 6V is defined as address pin SA for x18 devices. It is unused in this device, and must be left unconnected or driven Low.
7. Pin 8V is defined as address pin SA for B2 devices. It is used in this device.
8. Pin 7D is reserved as address pin SA for 288 Mb devices. It is a true no connect in this device.
9. Pin 5U is reserved as address pin SA for 576 Mb devices. It is a true no connect in this device.
10. Pin 9U is reserved as address pin SA for 1152 Mb devices. It is a true no connect in this device.

Pin Description

| Symbol | Description | Type |
|--|---|--------|
| SA | Address — Read Address is registered on $\uparrow\text{CK}$ and Write Address is registered on $\uparrow\overline{\text{CK}}$. | Input |
| D[35:0] | Write Data — Registered on $\uparrow\text{KD}$ and $\uparrow\overline{\text{KD}}$ during Write operations. D[17:0] - x18 and x36. D[35:18] - x36 only. | Input |
| Q[35:0] | Read Data — Aligned with $\uparrow\text{CQ}$ and $\uparrow\overline{\text{CQ}}$ during Read operations. Q[17:0] - x18 and x36. Q[35:18] - x36 only. | Output |
| QVLD[1:0] | Read Data Valid — Driven high one half cycle before valid Read Data. | Output |
| CK, $\overline{\text{CK}}$ | Primary Input Clocks — Dual single-ended. Used for latching address and control inputs, for internal timing control, and for output timing control. | Input |
| $\overline{\text{KD}}[1:0]$, KD[1:0] | Write Data Input Clocks — Dual single-ended. Used for latching write data inputs. KD0, $\overline{\text{KD}}0$: latch Write Data (D[17:0] in x36, D[8:0] in x18). KD1, $\overline{\text{KD}}1$: latch Write Data (D[35:18] in x36, D[17:9] in x18). | Input |
| $\overline{\text{CQ}}[1:0]$, CQ[1:0] | Read Data Output Clocks — Free-running output (echo) clocks, tightly aligned with read data outputs. Facilitate source-synchronous operation. CQ0, $\overline{\text{CQ}}0$: align with Q[17:0] in x36, and Q[8:0] in x18. CQ1, $\overline{\text{CQ}}1$: align with Q[35:18] in x36, and Q[17:9] in x18. | Output |
| $\overline{\text{R}}$ | Read Enable — Registered on $\uparrow\text{CK}$. $\overline{\text{R}} = 0$ initiates a Read operation. | Input |
| $\overline{\text{W}}$ | Write Enable — Registered on $\uparrow\text{CK}$. $\overline{\text{W}} = 0$ initiates a Write operation. | Input |
| PLL | PLL Enable — Weakly pulled High internally. PLL = 0: disables internal PLL. PLL = 1: enables internal PLL. | Input |
| RST | Reset — Holds the device inactive and resets the device to its initial power-on state when asserted High. Weakly pulled Low internally. | Input |
| ZQ | Driver Impedance Control Resistor Input — Must be connected to V_{SS} through an external resistor R_Q to program driver impedance. | Input |
| ZT | ODT Impedance Control Resistor Input — Must be connected to V_{SS} through an external resistor R_T to program ODT impedance. | Input |
| RCS | Current Source Resistor Input — Preferably, should be connected to V_{SS} through an external $2\text{K}\Omega$ resistor to provide an accurate current source for the PLL. Alternately, it may be left unconnected, in which case a less accurate current source for the PLL is derived internally. The less accurate current source results in a narrower operating range for a given speed grade device, vs. connecting the RCS resistor. | Input |
| MZT[1:0] | ODT Mode Select — Set the ODT state globally for all input groups. Must be tied High or Low. MZT[1:0] = 00: disables ODT on all input groups, regardless of PZT[1:0]. MZT[1:0] = 01: enables strong ODT on select input groups, as specified by PZT[1:0]. MZT[1:0] = 10: enables weak ODT on select input groups, as specified by PZT[1:0]. MZT[1:0] = 11: reserved. | Input |

| Symbol | Description | Type |
|------------------|--|--------|
| PZT[1:0] | ODT Configuration Select — Set the ODT state for various combinations of input groups when MZT[1:0] = 01 or 10. Must be tied High or Low. PZT[1:0] = 00: enables ODT on write data only. PZT[1:0] = 01: enables ODT on write data and input clocks. PZT[1:0] = 10: enables ODT on write data, address, and control. PZT[1:0] = 11: enables ODT on write data, input clocks, address, and control. | Input |
| V _{DD} | Core Power Supply | — |
| V _{DDQ} | I/O Power Supply | — |
| V _{REF} | Input Reference Voltage — Input buffer reference voltage. | — |
| V _{SS} | Ground | — |
| TCK | JTAG Clock — Weakly pulled Low internally. | Input |
| TMS | JTAG Mode Select — Weakly pulled High internally. | Input |
| TDI | JTAG Data Input — Weakly pulled High internally. | Input |
| TDO | JTAG Data Output | Output |
| MCH | Must Connect High — May be tied to V _{DDQ} directly or via a 1kΩ resistor. | Input |
| MCL | Must Connect Low — May be tied to V _{SS} directly or via a 1kΩ resistor. | Input |
| NC | No Connect — There is no internal chip connection to these pins. They may be left unconnected, or tied/driven High or Low. | — |
| NU _I | Not Used Input — There is an internal chip connection to these input pins, but they are unused by the device. They are pulled Low internally. They may be left unconnected or tied/driven Low. They should not be tied/driven High. | Input |
| NU _O | Not Used Output — There is an internal chip connection to these output pins, but they are unused by the device. The drivers are tri-stated internally. They should be left unconnected. | Output |

Power-Up and Reset Requirements

For reliability purposes, power supplies must power up simultaneously, or in the following sequence:

V_{SS} , V_{DD} , V_{DDQ} , V_{REF} and inputs.

Power supplies must power down simultaneously, or in the reverse sequence.

After power supplies power up, the following start-up sequence must be followed.

Step 1 (Recommended, but not required): Assert RST High for at least 1ms.

While RST is asserted high:

- The PLL is disabled.
- The states of \overline{R} , and \overline{W} control inputs are ignored.

Note: If possible, RST should be asserted High before input clocks begin toggling, and remain asserted High until input clocks are stable and toggling within specification, in order to prevent unstable, out-of-spec input clocks from causing trouble in the SRAM.

Step 2: Begin toggling input clocks.

After input clocks begin toggling, but not necessarily within specification:

- Q are placed in the non-Read state, and remain so until the first Read operation.
- QVLD are driven Low, and remain so until the first Read operation.
- CQ, \overline{CQ} begin toggling, but not necessarily within specification.

Step 3: Wait until input clocks are stable and toggling within specification.

Step 4: De-assert RST Low (if asserted High).

Step 5: Wait at least 224K (229,376) cycles.

During this time:

- Driver and ODT impedances are calibrated. Can take up to 160K cycles.
- The current source for the PLL is calibrated (based on RCS pin). Can take up to 64K cycles.

Note: The PLL pin may be asserted High or de-asserted Low during this time. If asserted High, PLL synchronization begins immediately after the current source for the PLL is calibrated. If de-asserted Low, PLL synchronization begins after the PLL pin is asserted High (see Step 6). In either case, Step 7 must follow thereafter.

Step 6: Assert PLL pin High (if de-asserted Low).

Step 7: Wait at least 64K (65,536) cycles for the PLL to lock.

After the PLL has locked:

- CQ, \overline{CQ} begin toggling within specification.

Step 8: Begin initiating Read and Write operations.

Reset Usage

Although not generally recommended, RST may be asserted High at any time after completion of the initial power-up sequence described above, to reset the SRAM control logic to its initial power-on state. However, whenever RST is subsequently de-asserted Low (as in Step 4 above), Steps 5~7 above must be followed before Read and Write operations are initiated.

Note: Memory array content may be perturbed/corrupted when RST is asserted High.

PLL Operation

A PLL is implemented in these devices to control all output timing. It uses the CK input clock as a source, and is enabled when all of the following conditions are met:

1. RST is de-asserted Low, and
2. The PLL pin is asserted High, and
3. CK cycle time $\leq t_{\text{KHKH}}$ (max), as specified in the AC Timing Specifications section.

Once enabled, the PLL requires 64K stable clock cycles in order to lock/synchronize properly.

When the PLL is enabled, it aligns output clocks and read data to input clocks (with some fixed delay), and it generates all mid-cycle output timing. See the Output Timing section for more information.

The PLL can tolerate changes in input clock frequency due to clock jitter (i.e. such jitter will not cause the PLL to lose lock/synchronization), provided the cycle-to-cycle jitter does not exceed 200ps (see “ t_{KJITcc} ” in the AC Timing Specifications section for more information). However, the PLL must be resynchronized (i.e. disabled and then re-enabled) whenever the nominal input clock frequency is changed.

The PLL is disabled when any of the following conditions are met:

1. RST is asserted High, or
2. The PLL pin is de-asserted Low, or
3. CK is stopped for at least 30ns, or CK cycle time $\geq 30\text{ns}$.

On-Chip Error Correction

These devices implement a single-error correct, single-error detect (SEC-SED) ECC algorithm (specifically, a Hamming Code) on each 18-bit data word transmitted in DDR fashion on each 9-bit data bus (i.e., transmitted on D/Q[8:0], D/Q[17:9], D/Q[26:18], and D/Q[35:27]). To accomplish this, 5 ECC parity bits (invisible to the user) are utilized per every 18 data bits (visible to the user). As such, these devices actually comprise 184Mb of memory, of which 144Mb are visible to the user.

The ECC algorithm cannot detect multi-bit errors. However, these devices are architected in such a way that a single SER event very rarely causes a multi-bit error across any given “transmitted data unit”, where a “transmitted data unit” represents the data transmitted as the result of a single read or write operation to a particular address. The extreme rarity of multi-bit errors results in the SER mentioned previously (i.e., <0.002 FITs/Mb, measured at sea level).

Not only does the on-chip ECC significantly improve SER performance, but it can also free up the entire memory array for data storage. Very often SRAM applications allocate 1/9th of the memory array (i.e., one “error bit” per eight “data bits”, in any 9-bit “data byte”) for error detection (either simple parity error detection, or system-level ECC error detection and correction). Depending on the application, such error-bit allocation may be unnecessary in these devices, in which case the entire memory array can be utilized for data storage, effectively providing 12.5% greater storage capacity compared to SRAMs of the same density not equipped with on-chip ECC.

Clock Truth Table

| SA | | \bar{R} | \bar{W} | Current Operation | D | | Q | |
|----------------------------------|---|----------------------------------|----------------------------------|-------------------|----------------------------------|---|--------------------------------------|---|
| $\uparrow\text{CK}$ (t_n) | $\uparrow\overline{\text{CK}}$ ($t_{n+1/2}$) | $\uparrow\text{CK}$ (t_n) | $\uparrow\text{CK}$ (t_n) | (t_n) | $\uparrow\text{KD}$ (t_n) | $\uparrow\overline{\text{KD}}$ ($t_{n+1/2}$) | $\uparrow\text{CQ}$ (t_{n+3}) | $\uparrow\overline{\text{CQ}}$ ($t_{n+3 1/2}$) |
| X | X | 1 | 1 | NOP | X | X | 0 | |
| X | V | 1 | 0 | Write Only | D1 | D2 | 0 | |
| V | X | 0 | 1 | Read Only | X | X | Q1 | Q2 |
| V | V | 0 | 0 | Read + Write | D1 | D2 | Q1 | Q2 |

Notes:

- 1 = High; 0 = Low; V = Valid; X = don't care.
2. D1 and D2 indicate the first and second pieces of Write Data transferred during Write operations.
3. Q1 and Q2 indicate the first and second pieces of Read Data transferred during Read operations.
4. Q pins are driven Low for one cycle in response to NOP and Write Only commands, 3 cycles after the command is sampled.

Input Timing

These devices utilize three pairs of positive and negative input clocks, CK & $\overline{\text{CK}}$ and KD[1:0] & $\overline{\text{KD}}[1:0]$, to latch the various synchronous inputs. Specifically:

$\uparrow\text{CK}$ and $\uparrow\overline{\text{CK}}$ latch all address (SA) inputs.

$\uparrow\text{CK}$ latches all control ($\overline{\text{R}}$, $\overline{\text{W}}$) inputs.

$\uparrow\text{KD}[1:0]$ and $\uparrow\overline{\text{KD}}[1:0]$ latch particular write data (D) inputs, as follows:

- $\uparrow\text{KD}0$ and $\uparrow\overline{\text{KD}}0$ latch D[17:0] in x36, and D[8:0] in x18.
- $\uparrow\text{KD}1$ and $\uparrow\overline{\text{KD}}1$ latch D[35:18] in x36, and D[17:9] in x18.

Output Timing

These devices provide two pairs of positive and negative output clocks (aka “echo clocks”), CQ[1:0] & $\overline{\text{CQ}}[1:0]$, whose timing is tightly aligned with read data in order to enable reliable source-synchronous data transmission.

These devices utilize a PLL to control output timing. When the PLL is enabled, it generates 0° and 180° phase clocks from $\uparrow\text{CK}$ that control read data output clock (CQ, $\overline{\text{CQ}}$), read data (Q), and read data valid (QVLD) output timing, as follows:

- $\uparrow\text{CK}+0^\circ$ generates $\uparrow\text{CQ}[1:0]$, $\downarrow\overline{\text{CQ}}[1:0]$, Q1 active, and Q2 inactive.
- $\uparrow\text{CK}+180^\circ$ generates $\uparrow\overline{\text{CQ}}[1:0]$, $\downarrow\text{CQ}[1:0]$, Q1 inactive, Q2 active, and QVLD active/inactive.

Note: Q1 and Q2 indicate the first and second pieces of read data transferred in any given clock cycle during Read operations.

When the PLL is enabled, $\uparrow\text{CQ}$ is aligned to an internally-delayed version of $\uparrow\text{CK}$. See the AC Timing Specifications for more information.

$\uparrow\text{CQ}[1:0]$ and $\uparrow\overline{\text{CQ}}[1:0]$ align with particular Q and QVLD outputs, as follows:

- $\uparrow\text{CQ}0$ and $\uparrow\overline{\text{CQ}}0$ align with Q[17:0], QVLD0 in x36 devices, and Q[8:0], QVLD0 in x18 devices.
- $\uparrow\text{CQ}1$ and $\uparrow\overline{\text{CQ}}1$ align with Q[35:18], QVLD1 in x36 devices, and Q[17:9], QVLD0 in x18 devices.

Driver Impedance Control

Programmable Driver Impedance is implemented on the following output signals:

- CQ, $\overline{\text{CQ}}$, Q, QVLD.

Driver impedance is programmed by connecting an external resistor RQ between the ZQ pin and V_{SS}.

Driver impedance is set to the programmed value within 160K cycles after input clocks are operating within specification and RST is de-asserted Low. It is updated periodically thereafter to compensate for temperature and voltage fluctuations in the system.

| Output Signal | Pull-Down Impedance (R _{OUTL}) | Pull-Up Impedance (R _{OUTH}) |
|--------------------------------------|--|--|
| CQ, $\overline{\text{CQ}}$, Q, QVLD | RQ*0.2 ± 15% | RQ*0.2 ± 15% |

Notes:

1. R_{OUTL} and R_{OUTH} apply when 175Ω ≤ RQ ≤ 225Ω..
2. The mismatch between R_{OUTL} and R_{OUTH} is less than 10%, guaranteed by design.

ODT Impedance Control

Programmable ODT Impedance is implemented on the following input signals:

- CK, $\overline{\text{CK}}$, KD, $\overline{\text{KD}}$, SA, $\overline{\text{R}}$, $\overline{\text{W}}$, D.

ODT impedance is programmed by connecting an external resistor RT between the ZT pin and V_{SS}.

ODT impedance is set to the programmed value within 160K cycles after input clocks are operating within specification and RST is de-asserted Low. It is updated periodically thereafter to compensate for temperature and voltage fluctuations in the system

| Input Signal | PZT[1:0] | MZT[1:0] | Pull-Down Impedance (R _{INL}) | Pull-Up Impedance (R _{INH}) |
|---|----------|----------|---|---------------------------------------|
| CK, $\overline{\text{CK}}$, KD, $\overline{\text{KD}}$ | X0 | XX | disabled | disabled |
| | X1 | 01 | RT ± 15% | RT ± 15% |
| | | 10 | RT*2 ± 20% | RT*2 ± 20% |
| SA, $\overline{\text{R}}$, $\overline{\text{W}}$ | 0X | XX | disabled | disabled |
| | 1X | 01 | RT ± 15% | RT ± 15% |
| | | 10 | RT*2 ± 20% | RT*2 ± 20% |
| D | XX | 01 | RT ± 15% | RT ± 15% |
| | | 10 | RT*2 ± 20% | RT*2 ± 20% |

Notes:

1. When MZT[1:0] = 00, ODT is disabled on all inputs. MZT[1:0] = 11 is reserved for future use.
2. R_{INL} and R_{INH} apply when 105Ω ≤ RT ≤ 135Ω.
3. The mismatch between R_{INL} and R_{INH} is less than 10%, guaranteed by design.
4. All ODT is disabled during JTAG EXTEST and SAMPLE-Z instructions.

Note: When ODT impedance is enabled on a particular input, that input should always be driven High or Low; it should never be tri-stated (i.e., in a High- Z state). If the input is tri-stated, the ODT will pull the signal to V_{DDQ} / 2 (i.e., to the switch point of the diff-amp receiver), which could cause the receiver to enter a meta-stable state and consume more power than it normally would. This could result in the device's operating currents being higher.

Absolute Maximum Ratings

| Parameter | Symbol | Rating | Units | Notes |
|----------------------|-----------|-------------------------|-------|-------|
| Core Supply Voltage | V_{DD} | -0.3 to +1.4 | V | |
| I/O Supply Voltage | V_{DDQ} | -0.3 to +1.8 | V | |
| Input Voltage (HS) | V_{IN1} | -0.3 to $V_{DDQ} + 0.3$ | V | 2 |
| | V_{IN2} | $V_{DDQ} - 1.5$ to +1.7 | | |
| Input Voltage (LS) | V_{IN3} | -0.3 to $V_{DDQ} + 0.3$ | V | 3 |
| Junction Temperature | T_J | 0 to 125 | °C | |
| Storage Temperature | T_{STG} | -55 to 125 | °C | |

Notes:

- Permanent damage to the device may occur if the Absolute Maximum Ratings are exceeded. Operation should be restricted to Recommended Operating Conditions. Exposure to conditions exceeding the Recommended Operating Conditions for an extended period of time may affect reliability of this component.
- Parameters apply to High Speed Inputs: CK, \overline{CK} , KD, \overline{KD} , SA, D, \overline{R} , \overline{W} . V_{IN1} and V_{IN2} must both be met.
- Parameters apply to Low Speed Inputs: RST, PLL, MZT, PZT.

Recommended Operating Conditions

| Parameter | Symbol | Min | Typ | Max | Units | Notes |
|---------------------------------|-----------|------|------|------|-------|-------|
| Core Supply Voltage | V_{DD} | 1.2 | 1.25 | 1.35 | V | |
| I/O Supply Voltage | V_{DDQ} | 1.45 | 1.5 | 1.55 | V | |
| Commercial Junction Temperature | T_{JC} | 0 | — | 85 | °C | |
| Industrial Junction Temperature | T_{JI} | -40 | — | 100 | °C | |

Note: For reliability purposes, power supplies must power up simultaneously, or in the following sequence:

V_{SS} , V_{DD} , V_{DDQ} , V_{REF} , and Inputs.

Power supplies must power down simultaneously, or in the reverse sequence.

Thermal Impedances

| Package | θ_{JA} (C°/W) Airflow = 0 m/s | θ_{JA} (C°/W) Airflow = 1 m/s | θ_{JA} (C°/W) Airflow = 2 m/s | θ_{JB} (C°/W) | θ_{JC} (C°/W) |
|---------|---|---|---|----------------------|----------------------|
| FBGA | 13.67 | 10.28 | 9.31 | 3.08 | 0.13 |

I/O Capacitance

| Parameter | Symbol | Min | Max | Units | Notes |
|-------------------|----------|-----|-----|-------|-------|
| Input Capacitance | C_{IN} | — | 5.0 | pF | 1, 3 |

| Parameter | Symbol | Min | Max | Units | Notes |
|--------------------|-----------|-----|-----|-------|-------|
| Output Capacitance | C_{OUT} | — | 5.5 | pF | 2, 3 |

Notes:

- $V_{IN} = V_{DDQ}/2$.
- $V_{OUT} = V_{DDQ}/2$.
- $T_A = 25^\circ\text{C}$, $f = 1\text{ MHz}$.

Input Electrical Characteristics

| Parameter | Symbol | Min | Typ | Max | Units | Notes |
|----------------------------|-------------|------------------|------------------|------------------|-------|-----------|
| DC Input Reference Voltage | V_{REFdc} | $0.48 * V_{DDQ}$ | $0.50 * V_{DDQ}$ | $0.52 * V_{DDQ}$ | V | — |
| DC Input High Voltage (HS) | V_{IH1dc} | $V_{REF} + 0.1$ | $0.80 * V_{DDQ}$ | $V_{DDQ} + 0.15$ | V | 1, 6, 7 |
| | V_{IH2dc} | | | 1.6 | | |
| DC Input Low Voltage (HS) | V_{IL1dc} | -0.15 | $0.20 * V_{DDQ}$ | $V_{REF} - 0.1$ | V | 2, 6, 8 |
| | V_{IL2dc} | $V_{DDQ} - 1.4$ | | | | |
| DC Input High Voltage (LS) | V_{IH2dc} | $0.75 * V_{DDQ}$ | V_{DDQ} | $V_{DDQ} + 0.15$ | V | 9 |
| DC Input Low Voltage (LS) | V_{IL2dc} | -0.15 | 0 | $0.25 * V_{DDQ}$ | V | 9 |
| AC Input Reference Voltage | V_{REFac} | $0.47 * V_{DDQ}$ | $0.50 * V_{DDQ}$ | $0.53 * V_{DDQ}$ | V | 3 |
| AC Input High Voltage (HS) | V_{IH1ac} | $V_{REF} + 0.2$ | $0.80 * V_{DDQ}$ | $V_{DDQ} + 0.25$ | V | 1, 4-6, 7 |
| | V_{IH2ac} | | | 1.65 | | |
| AC Input Low Voltage (HS) | V_{IL1ac} | -0.25 | $0.20 * V_{DDQ}$ | $V_{REF} - 0.2$ | V | 2, 4-6, 8 |
| | V_{IL2ac} | $V_{DDQ} - 1.45$ | | | | |
| AC Input High Voltage (LS) | V_{IH2ac} | $V_{DDQ} - 0.2$ | V_{DDQ} | $V_{DDQ} + 0.25$ | V | 4, 9 |
| AC Input Low Voltage (LS) | V_{IL2ac} | -0.25 | 0 | 0.2 | V | 4, 9 |

Notes:

- "Typ" parameter applies when Controller $R_{OUTH} = 40\Omega$ and SRAM $R_{INH} = R_{INL} = 120\Omega$.
- "Typ" parameter applies when Controller $R_{OUTL} = 40\Omega$ and SRAM $R_{INH} = R_{INL} = 120\Omega$.
- V_{REFac} is equal to V_{REFdc} plus noise.
- V_{IH} max and V_{IL} min apply for pulse widths less than one-quarter of the cycle time.
- Input rise and fall times must be a minimum of $1V/ns$, and within 10% of each other.
- Parameters apply to High Speed Inputs: CK, \overline{CK} , KD, \overline{KD} , SA, D, \overline{R} , \overline{W} .
- V_{IH1} max and V_{IH2} max (DC & AC) must both be met.
- V_{IL1} min and V_{IL2} min (DC & AC) must both be met. Note that when $V_{DDQ} = 1.5V$ nominal, these specs can only be met with input termination enabled. This, in fact, a requirement for using 1.5V I/O in these devices.
- Parameters apply to Low Speed Inputs: RST, PLL, MZT, PZT.

Output Electrical Characteristics

| Parameter | Symbol | Min | Typ | Max | Units | Notes |
|------------------------|------------|-------|------------------|------------------|-------|-------|
| DC Output High Voltage | V_{OHdc} | — | $0.80 * V_{DDQ}$ | $V_{DDQ} + 0.15$ | V | 1, 3 |
| DC Output Low Voltage | V_{OLdc} | -0.15 | $0.20 * V_{DDQ}$ | — | V | 2, 3 |
| AC Output High Voltage | V_{OHac} | — | $0.80 * V_{DDQ}$ | $V_{DDQ} + 0.25$ | V | 1, 3 |
| AC Output Low Voltage | V_{OLac} | -0.25 | $0.20 * V_{DDQ}$ | — | V | 2, 3 |

Note:

1. "Typ" parameter applies when SRAM $R_{OUTH} = 40\Omega$ and Controller $R_{INH} = R_{INL} = 120\Omega$.
2. "Typ" parameter applies when SRAM $R_{OUTL} = 40\Omega$ and Controller $R_{INH} = R_{INL} = 120\Omega$.
3. Parameters apply to: CQ, \overline{CQ} , Q, QVLD.

Leakage Currents

| Parameter | Symbol | Min | Max | Units | Notes |
|------------------------|-----------|-----|-----|---------|-------|
| Input Leakage Current | I_{LI1} | -2 | 2 | μA | 1, 2 |
| | I_{LI2} | -20 | 2 | μA | 1, 3 |
| | I_{LI3} | -2 | 20 | μA | 1, 4 |
| Output Leakage Current | I_{LO} | -2 | 2 | μA | 5, 6 |

Notes:

1. $V_{IN} = V_{SS}$ to V_{DDQ} .
2. Parameters apply to CK, \overline{CK} , KD, \overline{KD} , SA, D, \overline{R} , \overline{W} when ODT is disabled.
Parameters apply to MZT, PZT.
3. Parameters apply to PLL, TMS, TDI (weakly pulled up).
4. Parameters apply to RST, TCK (weakly pulled down).
5. $V_{OUT} = V_{SS}$ to V_{DDQ} .
6. Parameters apply to CQ, \overline{CQ} , Q, QVLD, TDO.

Operating Currents

| Parameter | Symbol | V _{DD} (nom) | 600 MHz | 714 MHz | 800 MHz | Units |
|-----------------------|-----------------|-----------------------|---------|---------|---------|-------|
| x18 Operating Current | I _{DD} | 1.25V | 1500 | 1700 | 1900 | mA |
| x36 Operating Current | I _{DD} | 1.25V | 2100 | 2350 | 2550 | mA |

Notes:


1. I_{OUT} = 0 mA; V_{IN} = V_{IH} or V_{IL}.
2. Applies at 100% Reads + Writes.

AC Test Conditions

| Parameter | Symbol | Conditions | Units |
|----------------------------------|------------------|--------------|-------|
| Core Supply Voltage | V _{DD} | 1.2 to 1.35 | V |
| I/O Supply Voltage | V _{DDQ} | 1.45 to 1.55 | V |
| Input Reference Voltage | V _{REF} | 0.75 | V |
| Input High Level | V _{IH} | 1.25 | V |
| Input Low Level | V _{IL} | 0.25 | V |
| Input Rise and Fall Time | — | 2.0 | V/ns |
| Input and Output Reference Level | — | 0.75 | V |

Note: Output Load Conditions R_Q = 200Ω. Refer to figure below.

AC Test Output Load



AC Timing Specifications (independent of device speed grade)

| Parameter | Symbol | Min | Max | Units | Notes |
|--|-------------------------|--|--|--------|-------|
| Input Clock Timing | | | | | |
| Clk High Pulse Width | t_{KHKL} | 0.45 | — | cycles | 1 |
| Clk Low Pulse Width | t_{KLKH} | 0.45 | — | cycles | 1 |
| Clk High to $\overline{\text{Clk}}$ High | $t_{KH\overline{KH}}$ | 0.45 | 0.55 | cycles | 2 |
| Clk High to Write Data Clk High | t_{KHKDH} | -250 | +250 | ps | 3 |
| Clk Cycle-to-Cycle Jitter | t_{KJITcc} | — | 60 | ps | 1,4,5 |
| PLL Lock Time | t_{Klock} | 65,536 | — | cycles | 6 |
| Clk Static to PLL Reset | t_{Kreset} | 30 | — | ns | 7,12 |
| Output Timing | | | | | |
| Clk High to Output Valid / Hold | $t_{KHQV/X}$ | +0.4 | +1.2 | ns | 8 |
| Clk High to Echo Clock High | t_{KHCQH} | +0.4 | +1.2 | ns | 9 |
| Echo Clk High to Output Valid / Hold | $t_{CQHQV/X}$ | -120 | +120 | ps | 10,12 |
| Echo Clk High to $\overline{\text{Echo Clock}}$ High | $t_{CQH\overline{CQH}}$ | $0.5 \cdot t_{KHKH} (\text{nom}) - 50$ | $0.5 \cdot t_{KHKH} (\text{nom}) + 50$ | ps | 11,12 |

Notes:

All parameters are measured from the mid-point of the object signal to the mid-point of the reference signal.

- Parameters apply to CK, $\overline{\text{CK}}$, KD, $\overline{\text{KD}}$.
- Parameter specifies $\uparrow\text{CK} \rightarrow \uparrow\overline{\text{CK}}$ and $\uparrow\overline{\text{KD}} \rightarrow \uparrow\text{KD}$ requirements.
- Parameter specifies $\uparrow\text{CK} \rightarrow \uparrow\text{KD}$ and $\uparrow\overline{\text{CK}} \rightarrow \uparrow\overline{\text{KD}}$ requirements.
- Parameter specifies *Cycle-to-Cycle (C2C) Jitter* (i.e. the maximum variation from clock rising edge to the next clock rising edge). As such, it limits *Period Jitter* (i.e. the maximum variation in clock cycle time from nominal) to $\pm 30\text{ps}$. And as such, it limits *Absolute Jitter* (i.e. the maximum variation in clock rising edge from its nominal position) to $\pm 15\text{ps}$.
- The device can tolerate C2C Jitter greater than 60ps, up to a maximum of 200ps. However, when using a device from a particular speed grade, $t_{KHKH} (\text{min})$ of that speed grade must be derated (increased) by half the difference between the actual C2C Jitter and 60ps. For example, if the actual C2C Jitter is 100ps, then $t_{KHKH} (\text{min})$ for the -714 speed grade is derated to 1.42ns ($1.4\text{ns} + 0.5 \cdot (100\text{ps} - 60\text{ps})$).
- V_{DD} slew rate must be $< 0.1\text{V DC per } 50\text{ns}$ for PLL lock retention. PLL lock time begins once V_{DD} and input clock are stable.
- Parameter applies to CK.
- Parameters apply to Q, and are referenced to $\uparrow\text{CK}$.
- Parameter specifies $\uparrow\text{CK} \rightarrow \uparrow\text{CQ}$ timing.
- Parameters apply to Q, QVLD and are referenced to $\uparrow\text{CQ}$ & $\uparrow\overline{\text{CQ}}$.
- Parameter specifies $\uparrow\text{CQ} \rightarrow \uparrow\overline{\text{CQ}}$ timing. $t_{KHKH} (\text{nom})$ is the nominal input clock cycle time applied to the device.
- Parameters are not tested. They are guaranteed by design, and verified through extensive corner-lot characterization.

AC Timing Specifications (variable with device speed grade)


| Parameter | Symbol | -800 | | -714 | | -600 | | Units | Notes |
|--|------------|------|-----|------|-----|------|-----|-------|-------|
| | | Min | Max | Min | Max | Min | Max | | |
| Input Clock Timing | | | | | | | | | |
| Clk Cycle Time | t_{KHKH} | 1.25 | 6.0 | 1.4 | 6.0 | 1.66 | 6.0 | ns | 1 |
| Input Setup, Hold, and Pulse Width Timing | | | | | | | | | |
| Input Valid to Clk High | t_{IVKH} | 150 | — | 150 | — | 160 | — | ps | 2 |
| Clk High to Input Hold | t_{KHIX} | 150 | — | 150 | — | 160 | — | ps | 2 |
| Input Pulse Width | t_{IPW} | 200 | — | 200 | — | 200 | — | ps | 2,3 |

Notes:

All parameters are measured from the mid-point of the object signal to the mid-point of the reference signal.

- Parameters apply to CK, \overline{CK} , KD, \overline{KD} .
- Parameters apply to \overline{SA} , and are referenced to $\uparrow CK$ & $\uparrow \overline{CK}$.
Parameters apply to \overline{R} , \overline{W} , and are referenced to $\uparrow CK$.
Parameters apply to D, and are referenced to $\uparrow KD$ & $\uparrow \overline{KD}$.
- Parameter specifies input pulse width requirements for each individual address, control, and data input. Per-pin deskew must be performed, to center the valid window of each individual input around the clock edge that latches it, in order for these parameters to be relevant to the application. The parameter is not tested; it is guaranteed by design and verified through extensive corner-lot characterization.

Read and Write Timing Diagram



JTAG Test Mode Description

These devices provide a JTAG Test Access Port (TAP) and Boundary Scan interface using a limited set of IEEE std. 1149.1 functions. This test mode is intended to provide a mechanism for testing the interconnect between master (processor, controller, etc.), ECCRAM, other components, and the printed circuit board. In conformance with a subset of IEEE std. 1149.1, these devices contain a TAP Controller and multiple TAP Registers. The TAP Registers consist of one Instruction Register and multiple Data Registers.

The TAP consists of the following four signals:

| Pin | Pin Name | I/O | Description |
|-----|------------------|-----|--|
| TCK | Test Clock | I | Induces (clocks) TAP Controller state transitions. |
| TMS | Test Mode Select | I | Inputs commands to the TAP Controller. Sampled on the rising edge of TCK. |
| TDI | Test Data In | I | Inputs data serially to the TAP Registers. Sampled on the rising edge of TCK. |
| TDO | Test Data Out | O | Outputs data serially from the TAP Registers. Driven from the falling edge of TCK. |

Concurrent TAP and Normal ECCRAM Operation

According to IEEE std. 1149.1, most public TAP Instructions do not disrupt normal device operation. In these devices, the only exceptions are EXTEST and SAMPLE-Z. See the Tap Registers section for more information.

Disabling the TAP

When JTAG is not used, TCK should be tied Low to prevent clocking the ECCRAM. TMS and TDI should either be tied High through a pull-up resistor or left unconnected. TDO should be left unconnected.

JTAG DC Operating Conditions

| Parameter | Symbol | Min | Max | Units | Notes |
|--------------------------|-----------|------------------|------------------|-------|-------|
| JTAG Input High Voltage | V_{TIH} | $0.75 * V_{DDQ}$ | $V_{DDQ} + 0.15$ | V | 1 |
| JTAG Input Low Voltage | V_{TIL} | -0.15 | $0.25 * V_{DDQ}$ | V | 1 |
| JTAG Output High Voltage | V_{TOH} | $V_{DDQ} - 0.2$ | — | V | 2, 3 |
| JTAG Output Low Voltage | V_{TOL} | — | 0.2 | V | 2, 4 |


Notes:

- Parameters apply to TCK, TMS, and TDI.
- Parameters apply to TDO.
- $I_{TOH} = -2.0$ mA.
- $I_{TOL} = 2.0$ mA.

JTAG AC Timing Specifications

| Parameter | Symbol | Min | Max | Units |
|--|------------|-----|-----|-------|
| TCK Cycle Time | t_{THTH} | 50 | — | ns |
| TCK High Pulse Width | t_{THTL} | 20 | — | ns |
| TCK Low Pulse Width | t_{TLTH} | 20 | — | ns |
| TMS Setup Time | t_{MVTH} | 10 | — | ns |
| TMS Hold Time | t_{THMX} | 10 | — | ns |
| TDI Setup Time | t_{DVTH} | 10 | — | ns |
| TDI Hold Time | t_{THDX} | 10 | — | ns |
| Capture Setup Time (Address, Control, Data, Clock) | t_{CS} | 10 | — | ns |
| Capture Hold Time (Address, Control, Data, Clock) | t_{CH} | 10 | — | ns |
| TCK Low to TDO Valid | t_{TLOV} | — | 10 | ns |
| TCK Low to TDO Hold | t_{TLOX} | 0 | — | ns |

JTAG Timing Diagram



TAP Controller


The TAP Controller is a 16-state state machine that controls access to the various TAP Registers and executes the operations associated with each TAP Instruction. State transitions are controlled by TMS and occur on the rising edge of TCK.

The TAP Controller enters the Test-Logic Reset state in one of two ways:

1. At power up.
2. When a logic 1 is applied to TMS for at least 5 consecutive rising edges of TCK.

The TDI input receiver is sampled only when the TAP Controller is in either the Shift-IR state or the Shift-DR state. The TDO output driver is enabled only when the TAP Controller is in either the Shift-IR state or the Shift-DR state.

TAP Controller State Diagram



TAP Registers

TAP Registers are serial shift registers that capture serial input data (from TDI) on the rising edge of TCK, and drive serial output data (to TDO) on the subsequent falling edge of TCK. They are divided into two groups: Instruction Registers (IR), which are manipulated via the IR states in the TAP Controller, and Data Registers (DR), which are manipulated via the DR states in the TAP Controller.

Instruction Register (IR - 3 bits)

The Instruction Register stores the various TAP Instructions supported by ECCRAM. It is loaded with the IDCODE instruction (logic 001) at power-up, and when the TAP Controller is in the Test-Logic Reset and Capture-IR states. It is inserted between TDI and TDO when the TAP Controller is in the Shift-IR state, at which time it can be loaded with a new instruction. However, newly loaded instructions are not executed until the TAP Controller has reached the Update-IR state.

The Instruction Register is 3 bits wide, and is encoded as follows:

| Code (2:0) | Instruction | Description |
|------------|-------------|--|
| 000 | EXTEST | Loads the logic states of all signals composing the ECCRAM I/O ring into the Boundary Scan Register when the TAP Controller is in the Capture-DR state, and inserts the Boundary Scan Register between TDI and TDO when the TAP Controller is in the Shift-DR state. Also transfers the contents of the Boundary Scan Register associated with output signals (Q, QVLD, CQ, \overline{CQ}) directly to their corresponding output pins. However, newly loaded Boundary Scan Register contents do not appear at the output pins until the TAP Controller has reached the Update-DR state. Also disables all ODT. See the Boundary Scan Register description for more information. |
| 001 | IDCODE | Loads a predefined device- and manufacturer-specific identification code into the ID Register when the TAP Controller is in the Capture-DR state, and inserts the ID Register between TDI and TDO when the TAP Controller is in the Shift-DR state. See the ID Register description for more information. |
| 010 | SAMPLE-Z | Loads the logic states of all signals composing the ECCRAM I/O ring into the Boundary Scan Register when the TAP Controller is in the Capture-DR state, and inserts the Boundary Scan Register between TDI and TDO when the TAP Controller is in the Shift-DR state. Also disables all ODT. Also forces Q output drivers to a High-Z state. See the Boundary Scan Register description for more information. |
| 011 | PRIVATE | Reserved for manufacturer use only. |
| 100 | SAMPLE | Loads the logic states of all signals composing the ECCRAM I/O ring into the Boundary Scan Register when the TAP Controller is in the Capture-DR state, and inserts the Boundary Scan Register between TDI and TDO when the TAP Controller is in the Shift-DR state. See the Boundary Scan Register description for more information. |
| 101 | PRIVATE | Reserved for manufacturer use only. |
| 110 | PRIVATE | Reserved for manufacturer use only. |
| 111 | BYPASS | Loads a logic 0 into the Bypass Register when the TAP Controller is in the Capture-DR state, and inserts the Bypass Register between TDI and TDO when the TAP Controller is in the Shift-DR state. See the Bypass Register description for more information. |

Bypass Register (DR - 1 bit)

The Bypass Register is one bit wide, and provides the minimum length serial path between TDI and TDO. It is loaded with a logic 0 when the BYPASS instruction has been loaded in the Instruction Register and the TAP Controller is in the Capture-DR state. It is inserted between TDI and TDO when the BYPASS instruction has been loaded into the Instruction Register and the TAP Controller is in the Shift-DR state.

ID Register (DR - 32 bits)

The ID Register is loaded with a predetermined device- and manufacturer-specific identification code when the IDCODE instruction has been loaded into the Instruction Register and the TAP Controller is in the Capture-DR state. It is inserted between TDI and TDO when the IDCODE instruction has been loaded into the Instruction Register and the TAP Controller is in the Shift-DR state.

The ID Register is 32 bits wide, and is encoded as follows:

| See BSDL Model (31:12) | GSI ID (11:1) | Start Bit (0) |
|---------------------------|------------------|------------------|
| XXXX XXXX XXXX XXXX XXXX | 0001 1011 001 | 1 |

Bit 0 is the LSB of the ID Register, and Bit 31 is the MSB. When the ID Register is selected, TDI serially shifts data into the MSB, and the LSB serially shifts data out through TDO.

Boundary Scan Register (DR - 129 bits)

The Boundary Scan Register is equal in length to the number of active signal connections to the ECCRAM (excluding the TAP pins) plus a number of place holder locations reserved for functional and/or density upgrades. It is loaded with the logic states of all signals composing the ECCRAM's I/O ring when the EXTEST, SAMPLE, or SAMPLE-Z instruction has been loaded into the Instruction Register and the TAP Controller is in the Capture-DR state. It is inserted between TDI and TDO when the EXTEST, SAMPLE, or SAMPLE-Z instruction has been loaded into the Instruction Register and the TAP Controller is in the Shift-DR state.

Additionally, the contents of the Boundary Scan Register associated with the ECCRAM outputs (Q, QVLD, CQ, \overline{CQ}) are driven directly to the corresponding ECCRAM output pins when the EXTEST instruction is selected. However, after the EXTEST instruction has been selected, any new data loaded into Boundary Scan Register when the TAP Controller is in the Shift-DR state does not appear at the output pins until the TAP Controller has reached the Update-DR state.

The value captured in the boundary scan register for NU pins is determined by the external pin state. The value captured in the boundary scan register for NC pins is 0 regardless of the external pin state. The value captured in the Internal Cell (Bit 129) is 1.

Output Driver State During EXTEST

EXTEST allows the Internal Cell (Bit 129) in the Boundary Scan Register to control the state of Q drivers. That is, when Bit 129 = 1, Q drivers are enabled (i.e., driving High or Low), and when Bit 129 = 0, Q drivers are disabled (i.e., forced to High-Z state). See the Boundary Scan Register section for more information.

ODT State During EXTEST and SAMPLE-Z



ODT on all inputs is disabled during EXTEST and SAMPLE-Z.

Boundary Scan Register Bit Order Assignment

The table below depicts the order in which the bits are arranged in the Boundary Scan Register. Bit 1 is the LSB and Bit 129 is the MSB. When the Boundary Scan Register is selected, TDI serially shifts data into the MSB, and the LSB serially shifts data out through TDO.

| Bit | Pad | Bit | Pad | Bit | Pad | Bit | Pad | Bit | Pad |
|-----|-----|-----|-----|-----|-----|-----|-----|-----|----------|
| 1 | 7L | 29 | 12F | 57 | 12W | 85 | 1T | 113 | 1C |
| 2 | 7K | 30 | 11G | 58 | 10W | 86 | 4R | 114 | 3C |
| 3 | 9L | 31 | 13G | 59 | 8V | 87 | 2R | 115 | 2B |
| 4 | 9K | 32 | 10G | 60 | 9U | 88 | 3P | 116 | 4B |
| 5 | 8J | 33 | 12G | 61 | 8T | 89 | 1P | 117 | 5A |
| 6 | 7H | 34 | 11H | 62 | 9R | 90 | 4P | 118 | 6A |
| 7 | 9H | 35 | 13H | 63 | 8P | 91 | 2P | 119 | 6B |
| 8 | 7G | 36 | 10J | 64 | 9N | 92 | 3N | 120 | 6C |
| 9 | 8G | 37 | 12J | 65 | 8M | 93 | 1N | 121 | 5D |
| 10 | 9F | 38 | 13K | 66 | 6M | 94 | 4M | 122 | 6E |
| 11 | 8E | 39 | 13L | 67 | 7N | 95 | 2M | 123 | 5F |
| 12 | 7D | 40 | 11L | 68 | 5N | 96 | 3L | 124 | 6G |
| 13 | 9D | 41 | 12M | 69 | 7P | 97 | 1L | 125 | 5H |
| 14 | 8C | 42 | 10M | 70 | 6P | 98 | 1K | 126 | 6J |
| 15 | 7B | 43 | 13N | 71 | 5R | 99 | 2J | 127 | 5K |
| 16 | 8B | 44 | 11N | 72 | 6T | 100 | 4J | 128 | 5L |
| 17 | 9B | 45 | 12P | 73 | 7U | 101 | 1H | 129 | Internal |
| 18 | 7A | 46 | 10P | 74 | 5U | 102 | 3H | | |
| 19 | 9A | 47 | 13P | 75 | 6V | 103 | 2G | | |
| 20 | 10B | 48 | 11P | 76 | 6W | 104 | 4G | | |
| 21 | 12B | 49 | 12R | 77 | 7Y | 105 | 1G | | |
| 22 | 11C | 50 | 10R | 78 | 4W | 106 | 3G | | |
| 23 | 13C | 51 | 13T | 79 | 2W | 107 | 2F | | |
| 24 | 10D | 52 | 11T | 80 | 3V | 108 | 4F | | |
| 25 | 12D | 53 | 12U | 81 | 1V | 109 | 1E | | |
| 26 | 11E | 54 | 10U | 82 | 4U | 110 | 3E | | |
| 27 | 13E | 55 | 13V | 83 | 2U | 111 | 2D | | |
| 28 | 10F | 56 | 11V | 84 | 3T | 112 | 4D | | |

260-Pin BGA Package Drawing (Package GK)



| | | | |
|----------------|------|----------------------|------|
| Ball Pitch: | 1.00 | Substrate Thickness: | 0.51 |
| Ball Diameter: | 0.60 | Mold Thickness: | — |

Ordering Information — GSI SigmaQuad-IIIe ECCRAM

| Org | Part Number | Type | Package | Speed (MHz) | T _A |
|---------|--------------------|-------------------|----------------------------|-------------|----------------|
| 8M x 18 | GS81313HQ18GK-800 | SigmaQuad-IIIe B2 | ROHS-Compliant 260-Pin BGA | 800 | C |
| 8M x 18 | GS81313HQ18GK-714 | SigmaQuad-IIIe B2 | ROHS-Compliant 260-Pin BGA | 714 | C |
| 8M x 18 | GS81313HQ18GK-600 | SigmaQuad-IIIe B2 | ROHS-Compliant 260-Pin BGA | 600 | C |
| 8M x 18 | GS81313HQ18GK-800I | SigmaQuad-IIIe B2 | ROHS-Compliant 260-Pin BGA | 800 | I |
| 8M x 18 | GS81313HQ18GK-714I | SigmaQuad-IIIe B2 | ROHS-Compliant 260-Pin BGA | 714 | I |
| 8M x 18 | GS81313HQ18GK-600I | SigmaQuad-IIIe B2 | ROHS-Compliant 260-Pin BGA | 600 | I |
| 4M x 36 | GS81313HQ36GK-800 | SigmaQuad-IIIe B2 | ROHS-Compliant 260-Pin BGA | 800 | C |
| 4M x 36 | GS81313HQ36GK-714 | SigmaQuad-IIIe B2 | ROHS-Compliant 260-Pin BGA | 714 | C |
| 4M x 36 | GS81313HQ36GK-600 | SigmaQuad-IIIe B2 | ROHS-Compliant 260-Pin BGA | 600 | C |
| 4M x 36 | GS81313HQ36GK-800I | SigmaQuad-IIIe B2 | ROHS-Compliant 260-Pin BGA | 800 | I |
| 4M x 36 | GS81313HQ36GK-714I | SigmaQuad-IIIe B2 | ROHS-Compliant 260-Pin BGA | 714 | I |
| 4M x 36 | GS81313HQ36GK-600I | SigmaQuad-IIIe B2 | ROHS-Compliant 260-Pin BGA | 600 | I |

Note: C = Commercial Temperature Range. I = Industrial Temperature Range.