

**119- & 165-Bump BGA**  
**Commercial Temp**  
**Industrial Temp**

## 288Mb Pipelined and Flow Through Synchronous NBT SRAM

**333 MHz–200 MHz**  
**1.8 V or 2.5 V V<sub>DD</sub>**  
**1.8 V or 2.5 V I/O**

### Features

- NBT (No Bus Turn Around) functionality allows zero wait Read-Write-Read bus utilization; fully pin-compatible with both pipelined and flow through NtRAM™, NoBL™ and ZBT™ SRAMs
- 1.8 V or 2.5 V +10%/–10% core power supply
- 1.8 V or 2.5 V I/O supply
- User-configurable Pipeline and Flow Through mode
- ZQ mode pin for user-selectable high/low output drive
- IEEE 1149.1 JTAG-compatible Boundary Scan
- LBO pin for Linear or Interleave Burst mode
- Pin-compatible with 4Mb, 9Mb, 18Mb, 36Mb, and 72Mb devices
- Byte write operation (9-bit Bytes)
- 3 chip enable signals for easy depth expansion
- ZZ Pin for automatic power-down
- RoHS-compliant 119- and 165-bump BGA packages

### Functional Description

The GS82564Z18/36-xxxV is a 288Mbit Synchronous Static SRAM. GSI's NBT SRAMs, like ZBT, NtRAM, NoBL or other pipelined read/double late write or flow through read/single late write SRAMs, allow utilization of all available bus bandwidth by eliminating the need to insert deselect cycles when the device is switched from read to write cycles.

Because it is a synchronous device, address, data inputs, and read/write control inputs are captured on the rising edge of the input clock. Burst order control ( $\overline{\text{LBO}}$ ) must be tied to a power rail for proper operation. Asynchronous inputs include the Sleep mode enable (ZZ) and Output Enable. Output Enable can be used to override the synchronous control of the output drivers and turn the RAM's output drivers off at any time. Write cycles are internally self-timed and initiated by the rising edge of the clock input. This feature eliminates complex off-chip write pulse generation required by asynchronous SRAMs and simplifies input signal timing.

The GS82564Z18/36-xxxV may be configured by the user to operate in Pipeline or Flow Through mode. Operating as a pipelined synchronous device, in addition to the rising-edge-triggered registers that capture input signals, the device incorporates a rising edge triggered output register. For read cycles, pipelined SRAM output data is temporarily stored by the edge-triggered output register during the access cycle and then released to the output drivers at the next rising edge of clock.

The GS82564Z18/36-xxxV is implemented with GSI's high performance CMOS technology and is available in a JEDEC-standard 119-bump or 165-bump BGA package.

### Parameter Synopsis

		-333	-250	-200	Unit
<b>Pipeline</b>	$t_{kQ}$	2.5	2.5	3.0	ns
	tCycle	3.0	4.0	5.0	ns
	Curr (x18)	630	520	450	mA
	Curr (x36)	690	570	490	mA
<b>Flow Through</b>	$t_{kQ}$	4.5	5.5	6.5	ns
	tCycle	4.5	5.5	6.5	ns
	Curr (x18)	490	430	400	mA
	Curr (x36)	530	470	440	mA

**GS82564Z36GB Pad Out–119-Bump BGA—Top View**

	1	2	3	4	5	6	7	
A	V <sub>DDQ</sub>	A	A	A	A	A	V <sub>DDQ</sub>	A
B	NC	E2	A	ADV	A	$\overline{E3}$	NC	B
C	NC	A	A	V <sub>DD</sub>	A	A	NC	C
D	DQC	<i>DQPC</i>	V <sub>SS</sub>	ZQ	V <sub>SS</sub>	<i>DQPB</i>	DQB	D
E	DQC	DQC	V <sub>SS</sub>	$\overline{E1}$	V <sub>SS</sub>	DQB	DQB	E
F	V <sub>DDQ</sub>	DQC	V <sub>SS</sub>	$\overline{G}$	V <sub>SS</sub>	DQB	V <sub>DDQ</sub>	F
G	DQC	DQC	$\overline{BC}$	A	$\overline{BB}$	DQB	DQB	G
H	DQC	DQC	V <sub>SS</sub>	$\overline{W}$	V <sub>SS</sub>	DQB	DQB	H
J	V <sub>DDQ</sub>	V <sub>DD</sub>	NC	V <sub>DD</sub>	NC	V <sub>DD</sub>	V <sub>DDQ</sub>	J
K	DQD	DQD	V <sub>SS</sub>	CK	V <sub>SS</sub>	DQA	DQA	K
L	DQD	DQD	$\overline{BD}$	NC	$\overline{BA}$	DQA	DQA	L
M	V <sub>DDQ</sub>	DQD	V <sub>SS</sub>	$\overline{CKE}$	V <sub>SS</sub>	DQA	V <sub>DDQ</sub>	M
N	DQD	DQD	V <sub>SS</sub>	A1	V <sub>SS</sub>	DQA	DQA	N
P	DQD	<i>DQPD</i>	V <sub>SS</sub>	A0	V <sub>SS</sub>	<i>DQPA</i>	DQA	P
R	A	A	$\overline{LBO}$	V <sub>DD</sub>	$\overline{FT}$	A	A	R
T	NC	A	A	A	A	A	ZZ	T
U	V <sub>DDQ</sub>	TMS	TDI	TCK	TDO	NC	V <sub>DDQ</sub>	U

7 x 17 Bump BGA—14 x 22 mm<sup>2</sup> Body—1.27 mm Bump Pitch

**GS82564Z18GB Pad Out–119-Bump BGA—Top View**

	1	2	3	4	5	6	7	
A	V <sub>DDQ</sub>	A	A	A	A	A	V <sub>DDQ</sub>	A
B	NC	E2	A	ADV	A	$\overline{E3}$	NC	B
C	NC	A	A	V <sub>DD</sub>	A	A	NC	C
D	DQB	NC	V <sub>SS</sub>	ZQ	V <sub>SS</sub>	DQPA	NC	D
E	NC	DQB	V <sub>SS</sub>	$\overline{E1}$	V <sub>SS</sub>	NC	DQA	E
F	V <sub>DDQ</sub>	NC	V <sub>SS</sub>	$\overline{G}$	V <sub>SS</sub>	DQA	V <sub>DDQ</sub>	F
G	NC	DQB	$\overline{BB}$	A	NC	NC	DQA	G
H	DQB	NC	V <sub>SS</sub>	$\overline{W}$	V <sub>SS</sub>	DQA	NC	H
J	V <sub>DDQ</sub>	V <sub>DD</sub>	NC	V <sub>DD</sub>	NC	V <sub>DD</sub>	V <sub>DDQ</sub>	J
K	NC	DQB	V <sub>SS</sub>	CK	V <sub>SS</sub>	NC	DQA	K
L	DQB	NC	NC	NC	$\overline{BA}$	DQA	NC	L
M	V <sub>DDQ</sub>	DQB	V <sub>SS</sub>	$\overline{CKE}$	V <sub>SS</sub>	NC	V <sub>DDQ</sub>	M
N	DQB	NC	V <sub>SS</sub>	A1	V <sub>SS</sub>	DQA	NC	N
P	NC	DQPB	V <sub>SS</sub>	A0	V <sub>SS</sub>	NC	DQA	P
R	A	A	$\overline{LBO}$	V <sub>DD</sub>	$\overline{FT}$	A	A	R
T	A	A	A	A	A	A	ZZ	T
U	V <sub>DDQ</sub>	TMS	TDI	TCK	TDO	NC	V <sub>DDQ</sub>	U

7 x 17 Bump BGA—14 x 22 mm<sup>2</sup> Body—1.27 mm Bump Pitch

**GS82564Z18/36 119-Bump BGA Pin Description**

<b>Symbol</b>	<b>Type</b>	<b>Description</b>
A <sub>0</sub> , A <sub>1</sub>	I	Address field LSBs and Address Counter Preset Inputs
A <sub>n</sub>	I	Address Inputs
DQ <sub>A</sub> DQ <sub>B</sub> DQ <sub>C</sub> DQ <sub>D</sub>	I/O	Data Input and Output pins
$\overline{B}_A$ , $\overline{B}_B$ , $\overline{B}_C$ , $\overline{B}_D$	I	Byte Write Enable for DQ <sub>A</sub> , DQ <sub>B</sub> , DQ <sub>C</sub> , DQ <sub>D</sub> I/Os; active low
NC	—	No Connect
CK	I	Clock Input Signal; active high
$\overline{CKE}$	I	Clock Enable; active low
$\overline{W}$	I	Write Enable; active low
$\overline{E}_1$	I	Chip Enable; active low
$\overline{E}_3$	I	Chip Enable; active low
E <sub>2</sub>	I	Chip Enable; active high
$\overline{G}$	I	Output Enable; active low
ADV	I	Burst address counter advance enable
ZZ	I	Sleep mode control; active high
$\overline{FT}$	I	Flow Through or Pipeline mode; active low
$\overline{LBO}$	I	Linear Burst Order mode; active low
ZQ	I	FLXDrive Output Impedance Control Low = Low Impedance [High Drive], High = High Impedance [Low Drive]
TMS	I	Scan Test Mode Select
TDI	I	Scan Test Data In
TDO	O	Scan Test Data Out
TCK	I	Scan Test Clock
V <sub>DD</sub>	I	Core power supply
V <sub>SS</sub>	I	I/O and Core Ground
V <sub>DDQ</sub>	I	Output driver power supply

**165 Bump BGA—x18 Common I/O—Top View (Package D)**

	1	2	3	4	5	6	7	8	9	10	11	
A	NC	A	$\overline{E1}$	$\overline{BB}$	NC	$\overline{E3}$	$\overline{CKE}$	ADV	A	A	A	A
B	NC	A	E2	NC	$\overline{BA}$	CK	$\overline{W}$	$\overline{G}$	A	A	NC	B
C	NC	NC	$V_{DDQ}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DDQ}$	NC	<i>DQPA</i>	C
D	NC	DQB	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	DQA	D
E	NC	DQB	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	DQA	E
F	NC	DQB	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	DQA	F
G	NC	DQB	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	DQA	G
H	$\overline{FT}$	NC	NC	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	NC	ZQ	ZZ	H
J	DQB	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	DQA	NC	J
K	DQB	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	DQA	NC	K
L	DQB	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	DQA	NC	L
M	DQB	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	DQA	NC	M
N	<i>DQPB</i>	NC	$V_{DDQ}$	$V_{SS}$	NC	NC	NC	$V_{SS}$	$V_{DDQ}$	NC	NC	N
P	A	A	A	A	TDI	A1	TDO	A	A	A	A	P
R	$\overline{LBO}$	A	A	A	TMS	A0	TCK	A	A	A	A	R

11 x 15 Bump BGA—13 mm x 15 mm Body—1.0 mm Bump Pitch

**165 Bump BGA—x36 Common I/O—Top View (Package D)**

	1	2	3	4	5	6	7	8	9	10	11	
A	NC	A	$\overline{E1}$	$\overline{BC}$	$\overline{BB}$	$\overline{E3}$	$\overline{CKE}$	ADV	A	A	NC	A
B	NC	A	E2	$\overline{BD}$	$\overline{BA}$	CK	$\overline{W}$	$\overline{G}$	A	A	NC	B
C	DQPC	NC	V <sub>DDQ</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DDQ</sub>	NC	DQPB	C
D	DQC	DQC	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQB	DQB	D
E	DQC	DQC	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQB	DQB	E
F	DQC	DQC	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQB	DQB	F
G	DQC	DQC	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQB	DQB	G
H	$\overline{FT}$	NC	NC	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	NC	ZQ	ZZ	H
J	DQD	DQD	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQA	DQA	J
K	DQD	DQD	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQA	DQA	K
L	DQD	DQD	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQA	DQA	L
M	DQD	DQD	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQA	DQA	M
N	DQPD	NC	V <sub>DDQ</sub>	V <sub>SS</sub>	NC	NC	NC	V <sub>SS</sub>	V <sub>DDQ</sub>	NC	DQPA	N
P	A	A	A	A	TDI	A1	TDO	A	A	A	A	P
R	$\overline{LBO}$	A	A	A	TMS	A0	TCK	A	A	A	A	R

11 x 15 Bump BGA—13 mm x 15 mm Body—1.0 mm Bump Pitch

**165-Bump BGA Pin Description**

<b>Symbol</b>	<b>Type</b>	<b>Description</b>
A <sub>0</sub> , A <sub>1</sub>	I	Address field LSBs and Address Counter Preset Inputs
A <sub>n</sub>	I	Address Inputs
A <sub>18</sub>	I	Address Input
DQ <sub>A</sub> DQ <sub>B</sub> DQ <sub>C</sub> DQ <sub>D</sub>	I/O	Data Input and Output pins
$\overline{B_A}$ , $\overline{B_B}$ , $\overline{B_C}$ , $\overline{B_D}$	I	Byte Write Enable for DQ <sub>A</sub> , DQ <sub>B</sub> , DQ <sub>C</sub> , DQ <sub>D</sub> I/Os; active low
CK	I	Clock Input Signal; active high
$\overline{CKE}$	I	Clock Enable; active low
$\overline{W}$	I	Write Enable; active low
$\overline{E_1}$	I	Chip Enable; active low
$\overline{E_3}$	I	Chip Enable; active low
E <sub>2</sub>	I	Chip Enable; active high
$\overline{FT}$	I	Flow Through / Pipeline Mode Control
$\overline{G}$	I	Output Enable; active low
ADV	I	Burst address counter advance enable; active high
ZQ	I	FLXDrive Output Impedance Control Low = Low Impedance [High Drive], High = High Impedance [Low Drive]
ZZ	I	Sleep mode control; active high
$\overline{LBO}$	I	Linear Burst Order mode; active low
TMS	I	Scan Test Mode Select
TDI	I	Scan Test Data In
TDO	O	Scan Test Data Out
TCK	I	Scan Test Clock
MCH	—	Must Connect High
V <sub>DD</sub>	I	Core power supply
V <sub>SS</sub>	I	I/O and Core Ground
V <sub>DDQ</sub>	I	Output driver power supply
NC	—	No Connect

## Functional Details

### Clocking

Deassertion of the Clock Enable ( $\overline{\text{CKE}}$ ) input blocks the Clock input from reaching the RAM's internal circuits. It may be used to suspend RAM operations. Failure to observe Clock Enable set-up or hold requirements will result in erratic operation.

### Pipeline Mode Read and Write Operations

All inputs (with the exception of Output Enable, Linear Burst Order and Sleep) are synchronized to rising clock edges. Single cycle read and write operations must be initiated with the Advance/Load pin (ADV) held low, in order to load the new address. Device activation is accomplished by asserting all three of the Chip Enable inputs ( $\overline{\text{E}}_1$ ,  $\text{E}_2$ , and  $\overline{\text{E}}_3$ ). Deassertion of any one of the Enable inputs will deactivate the device.

Function	$\overline{\text{W}}$	$\overline{\text{B}}_A$	$\overline{\text{B}}_B$	$\overline{\text{B}}_C$	$\overline{\text{B}}_D$
Read	H	X	X	X	X
Write Byte "a"	L	L	H	H	H
Write Byte "b"	L	H	L	H	H
Write Byte "c"	L	H	H	L	H
Write Byte "d"	L	H	H	H	L
Write all Bytes	L	L	L	L	L
Write Abort/NOP	L	H	H	H	H

Read operation is initiated when the following conditions are satisfied at the rising edge of clock:  $\overline{\text{CKE}}$  is asserted low, all three chip enables ( $\overline{\text{E}}_1$ ,  $\text{E}_2$ , and  $\overline{\text{E}}_3$ ) are active, the write enable input signals  $\overline{\text{W}}$  is deasserted high, and ADV is asserted low. The address presented to the address inputs is latched into the address register and presented to the memory core and control logic. The control logic determines that a read access is in progress and allows the requested data to propagate to the input of the output register. At the next rising edge of clock the read data is allowed to propagate through the output register and onto the output pins.

Write operation occurs when the  $\overline{\text{RAM}}$  is selected, CKE is active, and the Write input is sampled low at the rising edge of clock. The Byte Write Enable inputs ( $\overline{\text{B}}_A$ ,  $\overline{\text{B}}_B$ ,  $\overline{\text{B}}_C$ , and  $\overline{\text{B}}_D$ ) determine which bytes will be written. All or none may be activated. A write cycle with no Byte Write inputs active is a no-op cycle. The pipelined NBT SRAM provides double late write functionality, matching the write command versus data pipeline length (2 cycles) to the read command versus data pipeline length (2 cycles). At the first rising edge of clock, Enable, Write, Byte Write(s), and Address are registered. The Data In associated with that address is required at the third rising edge of clock.

### Flow Through Mode Read and Write Operations

Operation of the RAM in Flow Through mode is very similar to operations in Pipeline mode. Activation of a Read Cycle and the use of the Burst Address Counter is identical. In Flow Through mode the device may begin driving out new data immediately after new address are clocked into the RAM, rather than holding new data until the following (second) clock edge. Therefore, in Flow Through mode the read pipeline is one cycle shorter than in Pipeline mode.

Write operations are initiated in the same way, but differ in that the write pipeline is one cycle shorter as well, preserving the ability to turn the bus from reads to writes without inserting any dead cycles. While the pipelined NBT RAMs implement a double late write protocol in Flow Through mode a single late write protocol mode is observed. Therefore, in Flow Through mode, address and control are registered on the first rising edge of clock and data in is required at the data input pins at the second rising edge of clock.




**Synchronous Truth Table**

Operation	Type	Address	CK	$\overline{\text{CKE}}$	ADV	$\overline{\text{W}}$	$\overline{\text{Bx}}$	$\overline{\text{E}}_1$	E <sub>2</sub>	$\overline{\text{E}}_3$	$\overline{\text{G}}$	ZZ	DQ	Notes
Read Cycle, Begin Burst	R	External	L-H	L	L	H	X	L	H	L	L	L	Q	
Read Cycle, Continue Burst	B	Next	L-H	L	H	X	X	X	X	X	L	L	Q	1,10
NOP/Read, Begin Burst	R	External	L-H	L	L	H	X	L	H	L	H	L	High-Z	2
Dummy Read, Continue Burst	B	Next	L-H	L	H	X	X	X	X	X	H	L	High-Z	1,2,10
Write Cycle, Begin Burst	W	External	L-H	L	L	L	L	L	H	L	X	L	D	3
Write Abort, Begin Burst	D	None	L-H	L	L	L	H	L	H	L	X	L	High-Z	1
Write Cycle, Continue Burst	B	Next	L-H	L	H	X	L	X	X	X	X	L	D	1,3,10
Write Abort, Continue Burst	B	Next	L-H	L	H	X	H	X	X	X	X	L	High-Z	1,2,3,10
Deselect Cycle, Power Down	D	None	L-H	L	L	X	X	H	X	X	X	L	High-Z	
Deselect Cycle, Power Down	D	None	L-H	L	L	X	X	X	X	H	X	L	High-Z	
Deselect Cycle, Power Down	D	None	L-H	L	L	X	X	X	L	X	X	L	High-Z	
Deselect Cycle, Continue	D	None	L-H	L	H	X	X	X	X	X	X	L	High-Z	1
Sleep Mode		None	X	X	X	X	X	X	X	X	X	H	High-Z	
Clock Edge Ignore, Stall		Current	L-H	H	X	X	X	X	X	X	X	L	-	4


**Notes:**

1. Continue Burst cycles, whether read or write, use the same control inputs. A Deselect continue cycle can only be entered into if a Deselect cycle is executed first.
2. Dummy Read and Write abort can be considered NOPs because the SRAM performs no operation. A Write abort occurs when the  $\overline{\text{W}}$  pin is sampled low but no Byte Write pins are active so no write operation is performed.
3.  $\overline{\text{G}}$  can be wired low to minimize the number of control signals provided to the SRAM. Output drivers will automatically turn off during write cycles.
4. If CKE High occurs during a pipelined read cycle, the DQ bus will remain active (Low Z). If  $\overline{\text{CKE}}$  High occurs during a write cycle, the bus will remain in High Z.
5. X = Don't Care; H = Logic High; L = Logic Low;  $\overline{\text{Bx}}$  = High = All Byte Write signals are high;  $\overline{\text{Bx}}$  = Low = One or more Byte/Write signals are Low
6. All inputs, except  $\overline{\text{G}}$  and ZZ must meet setup and hold times of rising clock edge.
7. Wait states can be inserted by setting  $\overline{\text{CKE}}$  high.
8. This device contains circuitry that ensures all outputs are in High Z during power-up.
9. A 2-bit burst counter is incorporated.
10. The address counter is incremented for all Burst continue cycles.

Pipelined and Flow Through Read Write Control State Diagram



**Key**




**Notes**

1. The Hold command ( $\overline{\text{CKE}}$  Low) is not shown because it prevents any state change.
2. W, R, B, and D represent input command codes as indicated in the Synchronous Truth Table.



**Current State and Next State Definition for Pipelined and Flow through Read/Write Control State Diagram**

Pipeline Mode Data I/O State Diagram




Key




Notes

1. The Hold command ( $\overline{\text{CKE}}$  Low) is not shown because it prevents any state change.
2. W, R, B, and D represent input command codes as indicated in the Truth Tables.




Current State and Next State Definition for Pipeline Mode Data I/O State Diagram

Flow Through Mode Data I/O State Diagram




Key



Notes

1. The Hold command ( $\overline{\text{CKE}}$  Low) is not shown because it prevents any state change.
2. W, R, B, and D represent input command codes as indicated in the Truth Tables.



### Burst Cycles

Although NBT RAMs are designed to sustain 100% bus bandwidth by eliminating turnaround cycle when there is transition from read to write, multiple back-to-back reads or writes may also be performed. NBT SRAMs provide an on-chip burst address generator that can be utilized, if desired, to further simplify burst read or write implementations. The ADV control pin, when driven high, commands the SRAM to advance the internal address counter and use the counter generated address to read or write the SRAM. The starting address for the first cycle in a burst cycle series is loaded into the SRAM by driving the ADV pin low, into Load mode.

### Burst Order

The burst address counter wraps around to its initial state after four addresses (the loaded address and three more) have been accessed. The burst sequence is determined by the state of the Linear Burst Order pin ( $\overline{\text{LBO}}$ ). When this pin is Low, a linear burst sequence is selected. When the RAM is installed with the LBO pin tied high, Interleaved burst sequence is selected. See the tables below for details.

### FLXDrive™

The ZQ pin allows selection between NBT RAM nominal drive strength (ZQ low) for multi-drop bus applications and low drive strength (ZQ floating or high) point-to-point applications. See the Output Driver Characteristics chart for details.

### Mode Pin Functions

Mode Name	Pin Name	State	Function
Burst Order Control	$\overline{\text{LBO}}$	L	Linear Burst
		H	Interleaved Burst
Output Register Control	$\overline{\text{FT}}$	L	Flow Through
		H or NC	Pipeline
Power Down Control	ZZ	L or NC	Active
		H	Standby, $I_{DD} = I_{SB}$
FLXDrive Output Impedance Control	ZQ	L	High Drive (Low Impedance)
		H or NC	Low Drive (High Impedance)

#### Note:

There are pull-up devices on the ZQ and  $\overline{\text{FT}}$  pins and a pull-down device on the ZZ pin, so those input pins can be unconnected and the chip will operate in the default states as specified in the above tables.

**Burst Counter Sequences**

**Linear Burst Sequence**

	A[1:0]	A[1:0]	A[1:0]	A[1:0]
1st address	00	01	10	11
2nd address	01	10	11	00
3rd address	10	11	00	01
4th address	11	00	01	10

**Note:**  
The burst counter wraps to initial state on the 5th clock.

**Interleaved Burst Sequence**

	A[1:0]	A[1:0]	A[1:0]	A[1:0]
1st address	00	01	10	11
2nd address	01	00	11	10
3rd address	10	11	00	01
4th address	11	10	01	00

**Note:**  
The burst counter wraps to initial state on the 5th clock.


BPR 1999.05.18

**Sleep Mode**

During normal operation, ZZ must be pulled low, either by the user or by its internal pull down resistor. When ZZ is pulled high, the SRAM will enter a Power Sleep mode after 2 cycles. At this time, internal state of the SRAM is preserved. When ZZ returns to low, the SRAM operates normally after 2 cycles of wake up time.

Sleep mode is a low current, power-down mode in which the device is deselected and current is reduced to  $I_{SB2}$ . The duration of Sleep mode is dictated by the length of time the ZZ is in a High state. After entering Sleep mode, all inputs except ZZ become disabled and all outputs go to High-Z. The ZZ pin is an asynchronous, active high input that causes the device to enter Sleep mode. When the ZZ pin is driven high,  $I_{SB2}$  is guaranteed after the time  $t_{ZZI}$  is met. Because ZZ is an asynchronous input, pending operations or operations in progress may not be properly completed if ZZ is asserted. Therefore, Sleep mode must not be initiated until valid pending operations are completed. Similarly, when exiting Sleep mode during  $t_{ZZR}$ , only a Deselect or Read commands may be applied while the SRAM is recovering from Sleep mode.

**Sleep Mode Timing Diagram**



**Designing for Compatibility**

The GSI NBT SRAMs offer users a configurable selection between Flow Through mode and Pipeline mode via the  $\overline{FT}$  signal. Not all vendors offer this option, however most mark the pin  $V_{DD}$  or  $V_{DDQ}$  on pipelined parts and  $V_{SS}$  on flow through parts. GSI NBT SRAMs are fully compatible with these sockets. Other vendors mark the pin as a No Connect (NC). GSI RAMs have an internal pull-up device on the  $\overline{FT}$  pin so a floating  $\overline{FT}$  pin will result in pipelined operation. If the part being replaced is a pipelined mode part, the GSI RAM is fully compatible with these sockets. In the unlikely event the part being replaced is a Flow Through device, the pin will need to be pulled low for correct operation.

**Absolute Maximum Ratings**

 (All voltages reference to  $V_{SS}$ )

Symbol	Description	Value	Unit
$V_{DD}$	Voltage on $V_{DD}$ Pins	-0.5 to 4.6	V
$V_{DDQ}$	Voltage in $V_{DDQ}$ Pins	-0.5 to 4.6	V
$V_{I/O}$	Voltage on I/O Pins	-0.5 to $V_{DDQ} + 0.5$ ( $\leq 4.6$ V max.)	V
$V_{IN}$	Voltage on Other Input Pins	-0.5 to $V_{DD} + 0.5$ ( $\leq 4.6$ V max.)	V
$I_{IN}$	Input Current on Any Pin	+/-20	mA
$I_{OUT}$	Output Current on Any I/O Pin	+/-20	mA
$P_D$	Package Power Dissipation	1.5	W
$T_{STG}$	Storage Temperature	-55 to 125	°C
$T_{BIAS}$	Temperature Under Bias	-55 to 125	°C

**Note:**

Permanent damage to the device may occur if the Absolute Maximum Ratings are exceeded. Operation should be restricted to Recommended Operating Conditions. Exposure to conditions exceeding the Absolute Maximum Ratings, for an extended period of time, may affect reliability of this component.

**Power Supply Voltage Ranges (1.8 V/2.5 V Version)**

Parameter	Symbol	Min.	Typ.	Max.	Unit
1.8 V Supply Voltage	$V_{DD1}$	1.7	1.8	2.0	V
2.5 V Supply Voltage	$V_{DD2}$	2.3	2.5	2.7	V
1.8 V $V_{DDQ}$ I/O Supply Voltage	$V_{DDQ1}$	1.7	1.8	$V_{DD}$	V
2.5 V $V_{DDQ}$ I/O Supply Voltage	$V_{DDQ2}$	2.3	2.5	$V_{DD}$	V

 **$V_{DDQ2}$  &  $V_{DDQ1}$  Range Logic Levels**

Parameter	Symbol	Min.	Typ.	Max.	Unit
$V_{DD}$ Input High Voltage	$V_{IH}$	$0.6 * V_{DD}$	—	$V_{DD} + 0.3$	V
$V_{DD}$ Input Low Voltage	$V_{IL}$	-0.3	—	$0.3 * V_{DD}$	V

**Note:**

Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.

### Recommended Operating Temperatures

Parameter	Symbol	Min.	Typ.	Max.	Unit
Junction Temperature (Commercial Range Versions)	$T_J$	0	25	85	°C
Junction Temperature (Industrial Range Versions)*	$T_J$	-40	25	100	°C

**Note:**

\* The part numbers of Industrial Temperature Range versions end with the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.


### Thermal Impedance

Package	Test PCB Substrate	$\theta_{JA}$ (C°/W) Airflow = 0 m/s	$\theta_{JA}$ (C°/W) Airflow = 1 m/s	$\theta_{JA}$ (C°/W) Airflow = 2 m/s	$\theta_{JB}$ (C°/W)	$\theta_{JC}$ (C°/W)
119 BGA	4-layer	21.37	17.56	16.42	10.15	1.97
165 BGA	4-layer	20.70	17.51	16.44	9.14	2.96

**Notes:**


1. Thermal Impedance data is based on a number of samples from multiple lots and should be viewed as a typical number.
2. Please refer to JEDEC standard JESD51-6.
3. The characteristics of the test fixture PCB influence reported thermal characteristics of the device. Be advised that a good thermal path to the PCB can result in cooling or heating of the RAM depending on PCB temperature.

### Undershoot Measurement and Timing


**Note:**

Input Under/overshoot voltage must be  $-2\text{ V} > V_i < V_{DDn} + 2\text{ V}$  not to exceed 4.6 V maximum, with a pulse width not to exceed 20% t<sub>KC</sub>.

### Overshoot Measurement and Timing



### Capacitance

( $T_A = 25^\circ\text{C}$ ,  $f = 1\text{ MHz}$ ,  $V_{DD} = 2.5\text{ V}$ )

Parameter	Symbol	Test conditions	Typ.	Max.	Unit
Input Capacitance	$C_{IN}$	$V_{IN} = 0\text{ V}$	4	5	pF
Input/Output Capacitance	$C_{I/O}$	$V_{OUT} = 0\text{ V}$	6	7	pF

**Note:**

These parameters are sample tested.



**AC Test Conditions**

Parameter	Conditions
Input high level	$V_{DD} - 0.2 V$
Input low level	0.2 V
Input slew rate	1 V/ns
Input reference level	$V_{DD}/2$
Output reference level	$V_{DDQ}/2$
Output load	<b>Fig. 1</b>

**Notes:**

1. Include scope and jig capacitance.
2. Test conditions as specified with output loading as shown in **Fig. 1** unless otherwise noted.
3. Device is deselected as defined by the Truth Table.

**Operating Currents**

Parameter	Test Conditions	Mode	Symbol	-333		-250		-200		Unit	
				0 to 85°C	-40 to 100°C	0 to 85°C	-40 to 100°C	0 to 85°C	-40 to 100°C		
Operating Current	Device Selected; All other inputs $\geq V_{IH}$ or $\leq V_{IL}$ Output open	(x36)	Pipeline	$I_{DD}$	690	710	570	590	490	510	mA
			Flow Through	$I_{DD}$	530	550	470	490	440	460	mA
		(x18)	Pipeline	$I_{DD}$	630	650	520	540	450	470	mA
			Flow Through	$I_{DD}$	490	510	430	450	400	420	mA
Standby Current	$ZZ \geq V_{DD} - 0.2 V$	—	Pipeline	$I_{SB}$	180	180	180	180	180	180	mA
			Flow Through	$I_{SB}$	180	180	180	180	180	180	mA
Deselect Current	Device Deselected; All other inputs $\geq V_{IH}$ or $\leq V_{IL}$	—	Pipeline	$I_{DD}$	230	250	220	240	200	220	mA
			Flow Through	$I_{DD}$	220	240	200	220	200	220	mA

**Notes:**

- $I_{DD}$  and  $I_{DDQ}$  apply to any combination of  $V_{DD3}$ ,  $V_{DD2}$ ,  $V_{DDQ3}$ , and  $V_{DDQ2}$  operation.
- All parameters listed are worst case scenario.


**AC Electrical Characteristics**

	Parameter	Symbol	-333		-250		-200		Unit
			Min	Max	Min	Max	Min	Max	
<b>Pipeline</b>	Clock Cycle Time	tKC	3.0	—	4.0	—	5.0	—	ns
	Clock to Output Valid	tKQ	—	2.5	—	2.5	—	3.0	ns
	Clock to Output Invalid	tKQX	1.5	—	1.5	—	1.5	—	ns
	Clock to Output in Low-Z	tLZ <sup>1</sup>	1.5	—	1.5	—	1.5	—	ns
	Setup time	tS	1.0	—	1.2	—	1.4	—	ns
	Hold time	tH	0.1	—	0.2	—	0.4	—	ns
<b>Flow Through</b>	Clock Cycle Time	tKC	4.5	—	5.5	—	6.5	—	ns
	Clock to Output Valid	tKQ	—	4.5	—	5.5	—	6.5	ns
	Clock to Output Invalid	tKQX	2.0	—	2.0	—	2.0	—	ns
	Clock to Output in Low-Z	tLZ <sup>1</sup>	2.0	—	2.0	—	2.0	—	ns
	Setup time	tS	1.3	—	1.5	—	1.5	—	ns
	Hold time	tH	0.3	—	0.5	—	0.5	—	ns
	Clock HIGH Time	tKH	1.0	—	1.3	—	1.3	—	ns
	Clock LOW Time	tKL	1.2	—	1.5	—	1.5	—	ns
	Clock to Output in High-Z	tHZ <sup>1</sup>	1.5	2.5	1.5	2.5	1.5	3.0	ns
	$\overline{G}$ to Output Valid	tOE	—	2.5	—	2.5	—	3.0	ns
	$\overline{G}$ to output in Low-Z	tOLZ <sup>1</sup>	0	—	0	—	0	—	ns
	$\overline{G}$ to output in High-Z	tOHZ <sup>1</sup>	—	2.5	—	2.5	—	3.0	ns
	ZZ setup time	tZS <sup>2</sup>	5	—	5	—	5	—	ns
ZZ hold time	tZH <sup>2</sup>	1	—	1	—	1	—	ns	
ZZ recovery	tZZR	20	—	20	—	20	—	ns	

**Notes:**


1. These parameters are sampled and are not 100% tested.
2. ZZ is an asynchronous signal. However, in order to be recognized on any given clock cycle, ZZ must meet the specified setup and hold times as specified above.

Pipeline Mode Timing (NBT)



\*Note:  $\bar{E}$  = High(False) if  $\bar{E}1 = 1$  or  $E2 = 0$  or  $\bar{E}3 = 1$

### Flow Through Mode Timing (NBT)



\*Note:  $\overline{E}$  = High(False) if  $\overline{E1} = 1$  or  $E2 = 0$  or  $\overline{E3} = 1$

## JTAG Port Operation

### Overview

The JTAG Port on this RAM operates in a manner that is compliant with IEEE Standard 1149.1-1990, a serial boundary scan interface standard (commonly referred to as JTAG). The JTAG Port input interface levels scale with  $V_{DD}$ . The JTAG output drivers are powered by  $V_{DDQ}$ .

### Disabling the JTAG Port

It is possible to use this device without utilizing the JTAG port. The port is reset at power-up and will remain inactive unless clocked. TCK, TDI, and TMS are designed with internal pull-up circuits. To assure normal operation of the RAM with the JTAG Port unused, TCK, TDI, and TMS may be left floating or tied to either  $V_{DD}$  or  $V_{SS}$ . TDO should be left unconnected.

## JTAG Pin Descriptions

Pin	Pin Name	I/O	Description
TCK	Test Clock	In	Clocks all TAP events. All inputs are captured on the rising edge of TCK and all outputs propagate from the falling edge of TCK.
TMS	Test Mode Select	In	The TMS input is sampled on the rising edge of TCK. This is the command input for the TAP controller state machine. An undriven TMS input will produce the same result as a logic one input level.
TDI	Test Data In	In	The TDI input is sampled on the rising edge of TCK. This is the input side of the serial registers placed between TDI and TDO. The register placed between TDI and TDO is determined by the state of the TAP Controller state machine and the instruction that is currently loaded in the TAP Instruction Register (refer to the TAP Controller State Diagram). An undriven TDI pin will produce the same result as a logic one input level.
TDO	Test Data Out	Out	Output that is active depending on the state of the TAP state machine. Output changes in response to the falling edge of TCK. This is the output side of the serial registers placed between TDI and TDO.

### Note:

This device does not have a TRST (TAP Reset) pin. TRST is optional in IEEE 1149.1. The Test-Logic-Reset state is entered while TMS is held high for five rising edges of TCK. The TAP Controller is also reset automatically at power-up.

## JTAG Port Registers

### Overview

The various JTAG registers, referred to as Test Access Port or TAP Registers, are selected (one at a time) via the sequences of 1s and 0s applied to TMS as TCK is strobed. Each of the TAP Registers is a serial shift register that captures serial input data on the rising edge of TCK and pushes serial data out on the next falling edge of TCK. When a register is selected, it is placed between the TDI and TDO pins.

### Instruction Register

The Instruction Register holds the instructions that are executed by the TAP controller when it is moved into the Run, Test/Idle, or the various data register states. Instructions are 3 bits long. The Instruction Register can be loaded when it is placed between the TDI and TDO pins. The Instruction Register is automatically preloaded with the IDCODE instruction at power-up or whenever the controller is placed in Test-Logic-Reset state.


### Bypass Register

The Bypass Register is a single bit register that can be placed between TDI and TDO. It allows serial test data to be passed through the RAM's JTAG Port to another device in the scan chain with as little delay as possible.

### Boundary Scan Register

The Boundary Scan Register is a collection of flip flops that can be preset by the logic level found on the RAM's input or I/O pins. The flip flops are then daisy chained together so the levels found can be shifted serially out of the JTAG Port's TDO pin. The Boundary Scan Register also includes a number of place holder flip flops (always set to a logic 1). The relationship between the device pins and the bits in the Boundary Scan Register is described in the Scan Order Table following. The Boundary Scan Register, under the control of the TAP Controller, is loaded with the contents of the RAMs I/O ring when the controller is in Capture-DR state and then is placed between the TDI and TDO pins when the controller is moved to Shift-DR state. SAMPLE-Z, SAMPLE/PRELOAD and EXTEST instructions can be used to activate the Boundary Scan Register.

JTAG TAP Block Diagram



\* For the value of M, see the BSDL file, which is available at by contacting us at [apps@gsitechnology.com](mailto:apps@gsitechnology.com).

**Identification (ID) Register**

The ID Register is a 32-bit register that is loaded with a device and vendor specific 32-bit code when the controller is put in Capture-DR state with the IDCODE command loaded in the Instruction Register. The code is loaded from a 32-bit on-chip ROM. It describes various attributes of the RAM as indicated below. The register is then placed between the TDI and TDO pins when the controller is moved into Shift-DR state. Bit 0 in the register is the LSB and the first to reach TDO when shifting begins.

**ID Register Contents**

Not Used												GSI Technology JEDEC Vendor ID Code										Presence Register										
Bit #	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	0	0	0	1	1	0	1	1	0	0	1	1


## Tap Controller Instruction Set

### Overview

There are two classes of instructions defined in the Standard 1149.1-1990; the standard (Public) instructions, and device specific (Private) instructions. Some Public instructions are mandatory for 1149.1 compliance. Optional Public instructions must be implemented in prescribed ways. The TAP on this device may be used to monitor all input and I/O pads, and can be used to load address, data or control signals into the RAM or to preload the I/O buffers.

When the TAP controller is placed in Capture-IR state the two least significant bits of the instruction register are loaded with 01. When the controller is moved to the Shift-IR state the Instruction Register is placed between TDI and TDO. In this state the desired instruction is serially loaded through the TDI input (while the previous contents are shifted out at TDO). For all instructions, the TAP executes newly loaded instructions only when the controller is moved to Update-IR state. The TAP instruction set for this device is listed in the following table.

JTAG Tap Controller State Diagram



### Instruction Descriptions

#### BYPASS

When the BYPASS instruction is loaded in the Instruction Register the Bypass Register is placed between TDI and TDO. This occurs when the TAP controller is moved to the Shift-DR state. This allows the board level scan path to be shortened to facilitate testing of other devices in the scan path.



### **SAMPLE/PRELOAD**

SAMPLE/PRELOAD is a Standard 1149.1 mandatory public instruction. When the SAMPLE / PRELOAD instruction is loaded in the Instruction Register, moving the TAP controller into the Capture-DR state loads the data in the RAMs input and I/O buffers into the Boundary Scan Register. Boundary Scan Register locations are not associated with an input or I/O pin, and are loaded with the default state identified in the Boundary Scan Chain table at the end of this section of the datasheet. Because the RAM clock is independent from the TAP Clock (TCK) it is possible for the TAP to attempt to capture the I/O ring contents while the input buffers are in transition (i.e. in a metastable state). Although allowing the TAP to sample metastable inputs will not harm the device, repeatable results cannot be expected. RAM input signals must be stabilized for long enough to meet the TAPs input data capture set-up plus hold time (tTS plus tTH). The RAMs clock inputs need not be paused for any other TAP operation except capturing the I/O ring contents into the Boundary Scan Register. Moving the controller to Shift-DR state then places the boundary scan register between the TDI and TDO pins.

### **EXTEST**

EXTEST is an IEEE 1149.1 mandatory public instruction. It is to be executed whenever the instruction register is loaded with all logic 0s. The EXTEST command does not block or override the RAM's input pins; therefore, the RAM's internal state is still determined by its input pins.

Typically, the Boundary Scan Register is loaded with the desired pattern of data with the SAMPLE/PRELOAD command. Then the EXTEST command is used to output the Boundary Scan Register's contents, in parallel, on the RAM's data output drivers on the falling edge of TCK when the controller is in the Update-IR state.

Alternately, the Boundary Scan Register may be loaded in parallel using the EXTEST command. When the EXTEST instruction is selected, the state of all the RAM's input and I/O pins, as well as the default values at Scan Register locations not associated with a pin, are transferred in parallel into the Boundary Scan Register on the rising edge of TCK in the Capture-DR state, the RAM's output pins drive out the value of the Boundary Scan Register location with which each output pin is associated.

### **IDCODE**

The IDCODE instruction causes the ID ROM to be loaded into the ID register when the controller is in Capture-DR mode and places the ID register between the TDI and TDO pins in Shift-DR mode. The IDCODE instruction is the default instruction loaded in at power up and any time the controller is placed in the Test-Logic-Reset state.

### **SAMPLE-Z**

If the SAMPLE-Z instruction is loaded in the instruction register, all RAM outputs are forced to an inactive drive state (high-Z) and the Boundary Scan Register is connected between TDI and TDO when the TAP controller is moved to the Shift-DR state.

### **RFU**

These instructions are Reserved for Future Use. In this device they replicate the BYPASS instruction.

## JTAG TAP Instruction Set Summary

Instruction	Code	Description	Notes
EXTEST	000	Places the Boundary Scan Register between TDI and TDO.	1
IDCODE	001	Preloads ID Register and places it between TDI and TDO.	1, 2
SAMPLE-Z	010	Captures I/O ring contents. Places the Boundary Scan Register between TDI and TDO. Forces all RAM output drivers to High-Z.	1
RFU	011	Do not use this instruction; Reserved for Future Use. Replicates BYPASS instruction. Places Bypass Register between TDI and TDO.	1
SAMPLE/ PRELOAD	100	Captures I/O ring contents. Places the Boundary Scan Register between TDI and TDO.	1
GSI	101	GSI private instruction.	1
RFU	110	Do not use this instruction; Reserved for Future Use. Replicates BYPASS instruction. Places Bypass Register between TDI and TDO.	1
BYPASS	111	Places Bypass Register between TDI and TDO.	1

### Notes:

1. Instruction codes expressed in binary, MSB on left, LSB on right.
2. Default instruction automatically loaded at power-up and in test-logic-reset state.

**JTAG Port Recommended Operating Conditions and DC Characteristics (1.8/2.5 V Version)**

Parameter	Symbol	Min.	Max.	Unit	Notes
1.8 V Test Port Input Low Voltage	$V_{ILJ1}$	-0.3	$0.3 * V_{DD1}$	V	1
2.5 V Test Port Input Low Voltage	$V_{ILJ2}$	-0.3	$0.3 * V_{DD2}$	V	1
1.8 V Test Port Input High Voltage	$V_{IHJ1}$	$0.6 * V_{DD1}$	$V_{DD1} + 0.3$	V	1
2.5 V Test Port Input High Voltage	$V_{IHJ2}$	$0.6 * V_{DD2}$	$V_{DD2} + 0.3$	V	1
TMS, TCK and TDI Input Leakage Current	$I_{INHJ}$	-300	1	uA	2
TMS, TCK and TDI Input Leakage Current	$I_{INLJ}$	-1	100	uA	3
TDO Output Leakage Current	$I_{OLJ}$	-1	1	uA	4
Test Port Output High Voltage	$V_{OHJ}$	1.7	—	V	5, 6
Test Port Output Low Voltage	$V_{OLJ}$	—	0.4	V	5, 7
Test Port Output CMOS High	$V_{OHJC}$	$V_{DDQ} - 100 \text{ mV}$	—	V	5, 8
Test Port Output CMOS Low	$V_{OLJC}$	—	100 mV	V	5, 9

**Notes:**


- Input Under/overshoot voltage must be  $-2 \text{ V} < V_i < V_{DDn} + 2 \text{ V}$  not to exceed 4.6 V maximum, with a pulse width not to exceed 20%  $t_{TKC}$ .
- $V_{ILJ} \leq V_{IN} \leq V_{DDn}$
- $0 \text{ V} \leq V_{IN} \leq V_{ILJn}$
- Output Disable,  $V_{OUT} = 0$  to  $V_{DDn}$
- The TDO output driver is served by the  $V_{DDQ}$  supply.
- $I_{OHJ} = -4 \text{ mA}$
- $I_{OLJ} = +4 \text{ mA}$
- $I_{OHJC} = -100 \text{ uA}$
- $I_{OLJC} = +100 \text{ uA}$

**JTAG Port AC Test Conditions**


Parameter	Conditions
Input high level	$V_{DD} - 0.2 \text{ V}$
Input low level	0.2 V
Input slew rate	1 V/ns
Input reference level	$V_{DDQ}/2$
Output reference level	$V_{DDQ}/2$

**Notes:**

- Include scope and jig capacitance.
- Test conditions as shown unless otherwise noted.



### JTAG Port Timing Diagram




### JTAG Port AC Electrical Characteristics

Parameter	Symbol	Min	Max	Unit
TCK Cycle Time	$t_{TKC}$	50	—	ns
TCK Low to TDO Valid	$t_{TKQ}$	—	20	ns
TCK High Pulse Width	$t_{TKH}$	20	—	ns
TCK Low Pulse Width	$t_{TKL}$	20	—	ns
TDI & TMS Set Up Time	$t_{TS}$	10	—	ns
TDI & TMS Hold Time	$t_{TH}$	10	—	ns


### Boundary Scan (BSDL Files)

For information regarding the Boundary Scan Chain, or to obtain BSDL files for this part, please contact our Applications Engineering Department at: [apps@gsitechnology.com](mailto:apps@gsitechnology.com).

Package Dimensions—119-Bump FPBGA (Package B, Variation 2)



Package Dimensions—165-Bump FPBGA (Package D)



**Ordering Information for GSI Synchronous NBT RAMs**

Org	Part Number <sup>1</sup>	Type	Package	Speed <sup>2</sup> (MHz/ns)	T <sub>J</sub> <sup>3</sup>
16M x 18	GS82564Z18GB-333V	NBT PL/FT	RoHS-compliant 119 BGA (var.2)	333/4.5	C
16M x 18	GS82564Z18GB-250V	NBT PL/FT	RoHS-compliant 119 BGA (var.2)	250/5.5	C
16M x 18	GS82564Z18GB-200V	NBT PL/FT	RoHS-compliant 119 BGA (var.2)	200/6.5	C
8M x 36	GS82564Z36GB-333V	NBT PL/FT	RoHS-compliant 119 BGA (var.2)	333/4.5	C
8M x 36	GS82564Z36GB-250V	NBT PL/FT	RoHS-compliant 119 BGA (var.2)	250/5.5	C
8M x 36	GS82564Z36GB-200V	NBT PL/FT	RoHS-compliant 119 BGA (var.2)	200/6.5	C
16M x 18	GS82564Z18GB-333IV	NBT PL/FT	RoHS-compliant 119 BGA (var.2)	333/4.5	I
16M x 18	GS1284218GB-250IV	NBT PL/FT	RoHS-compliant 119 BGA (var.2)	250/5.5	I
16M x 18	GS82564Z18GB-200IV	NBT PL/FT	RoHS-compliant 119 BGA (var.2)	200/6.5	I
8M x 36	GS82564Z36GB-333IV	NBT PL/FT	RoHS-compliant 119 BGA (var.2)	333/4.5	I
8M x 36	GS82564Z36GB-250IV	NBT PL/FT	RoHS-compliant 119 BGA (var.2)	250/5.5	I
8M x 36	GS82564Z36GB-200IV	NBT PL/FT	RoHS-compliant 119 BGA (var.2)	200/6.5	I
16M x 18	GS82564Z18GD-333V	NBT PL/FT	RoHS-compliant 165 BGA	333/4.5	C
16M x 18	GS82564Z18GD-250V	NBT PL/FT	RoHS-compliant 165 BGA	250/5.5	C
16M x 18	GS82564Z18GD-200V	NBT PL/FT	RoHS-compliant 165 BGA	200/6.5	C
8M x 36	GS82564Z36GD-333V	NBT PL/FT	RoHS-compliant 165 BGA	333/4.5	C
8M x 36	GS82564Z36GD-250V	NBT PL/FT	RoHS-compliant 165 BGA	250/5.5	C
8M x 36	GS82564Z36GD-200V	NBT PL/FT	RoHS-compliant 165 BGA	200/6.5	C
16M x 18	GS82564Z18GD-333IV	NBT PL/FT	RoHS-compliant 165 BGA	333/4.5	I
16M x 18	GS8256418GD-250IV	NBT PL/FT	RoHS-compliant 165 BGA	250/5.5	I
16M x 18	GS82564Z18GD-200IV	NBT PL/FT	RoHS-compliant 165 BGA	200/6.5	I
8M x 36	GS82564Z36GD-333IV	NBT PL/FT	RoHS-compliant 165 BGA	333/4.5	I
8M x 36	GS82564Z36GD-250IV	NBT PL/FT	RoHS-compliant 165 BGA	250/5.5	I
8M x 36	GS82564Z36GD-200IV	NBT PL/FT	RoHS-compliant 165 BGA	200/6.5	I

**Notes:**

- Customers requiring delivery in Tape and Reel should add the character "T" to the end of the part number. Example: GS82564Z18GB-333IVT.
- The speed column indicates the cycle frequency (MHz) of the device in Pipeline mode and the latency (ns) in Flow Through mode. Each device is Pipeline/Flow Through mode-selectable by the user.
- C = Commercial Temperature Range. I = Industrial Temperature Range.
- GSI offers other versions this type of device in many different configurations and with a variety of different features, only some of which are covered in this data sheet. See the GSI Technology web site ([www.gsitechology.com](http://www.gsitechology.com)) for a complete listing of current offerings.