

165-Bump BGA
Commercial Temp
Industrial Temp

72Mb SigmaDDR-II+
Burst of 2 ECCRAM™

550 MHz–400 MHz
1.8 V V_{DD}
1.5 V I/O

Features

- 2.5 Clock Latency
- On-Chip ECC with virtually zero SER
- Simultaneous Read and Write SigmaDDR™ Interface
- Common I/O bus
- JEDEC-standard package
- Double Data Rate interface
- Byte Write capability
- Burst of 2 Read and Write
- On-Die Termination (ODT) on Data (D), Byte Write (\overline{BW}), and Clock (K, \overline{K}) outputs
- 1.8 V +100/–100 mV core power supply
- 1.5 V HSTL Interface
- Pipelined read operation with self-timed Late Write
- Fully coherent read and write pipelines
- ZQ pin for programmable output drive strength
- IEEE 1149.1 JTAG-compliant Boundary Scan
- Pin-compatible with future 144Mb and 288Mb devices
- 165-bump, 15 mm x 17 mm, 1 mm bump pitch BGA package
- RoHS-compliant 165-bump BGA package available

SigmaDDR™ Family Overview

The GS8672T20/38BE SigmaDDR-II+ ECCRAMs are built in compliance with the SigmaDDR-II+ SRAM pinout standard for Common I/O synchronous SRAMs. They are 75,497,472-bit (72Mb) SRAMs. The GS8672T20/38BE SigmaDDR SRAMs are just one element in a family of low power, low voltage HSTL I/O SRAMs designed to operate at the speeds needed to implement economical high performance networking systems.

Clocking and Addressing Schemes

The GS8672T20/38BE SigmaDDR-II+ SRAMs are synchronous devices. They employ two input register clock inputs, K and \overline{K} . K and \overline{K} are independent single-ended clock inputs, not differential inputs to a single differential clock input buffer.

Because Common I/O SigmaDDR-II+ ECCRAMs always transfer data in two packets, A0 is internally set to 0 for the first read or write transfer, and automatically incremented by 1 for the next transfer. Because the LSB is tied off internally, the address field of a SigmaDDR-II+ B2 RAM is always one address pin less than the advertised index depth (e.g., the 4M x 18 has a 2M addressable index).

On-Chip Error Correction Code

GSI's ECCRAMs implement an ECC algorithm that detects and corrects all single-bit memory errors, including those induced by Soft Error Rate (SER) events such as cosmic rays, alpha particles etc. The resulting SER of these devices is anticipated to be <0.002 FITs/Mb — a 5-order-of-magnitude improvement over comparable SRAMs with no On-Chip ECC, which typically have an SER of 200 FITs/Mb or more. SER quoted above is based on reading taken at sea level.

However, the On-Chip Error Correction (ECC) will be disabled if a “Half Write” operation is initiated. See the **Byte Write Control** section for further information.

Parameter Synopsis

| | -550 | -500 | -450 | -400 |
|-------|---------|---------|---------|---------|
| tKHKH | 1.81 ns | 2.0 ns | 2.2 ns | 2.5 ns |
| tKHQV | 0.45 ns | 0.45 ns | 0.45 ns | 0.45 ns |

2M x 36 SigmaDDR-II+ SRAM—Top View

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |
|---|--------------------------|------------------|------------------|--------------------------|-------------------------|-----------------------|-------------------------|------------------------|------------------|------------------|------|
| A | $\overline{\text{CQ}}$ | NF (144Mb) | SA | R/ $\overline{\text{W}}$ | $\overline{\text{BW2}}$ | $\overline{\text{K}}$ | $\overline{\text{BW1}}$ | $\overline{\text{LD}}$ | SA | SA | CQ |
| B | NC | DQ27 | DQ18 | SA | $\overline{\text{BW3}}$ | K | $\overline{\text{BW0}}$ | SA | NC | NC | DQ8 |
| C | NC | NC | DQ28 | V _{SS} | SA | NF | SA | V _{SS} | NC | DQ17 | DQ7 |
| D | NC | DQ29 | DQ19 | V _{SS} | V _{SS} | V _{SS} | V _{SS} | V _{SS} | NC | NC | DQ16 |
| E | NC | NC | DQ20 | V _{DDQ} | V _{SS} | V _{SS} | V _{SS} | V _{DDQ} | NC | DQ15 | DQ6 |
| F | NC | DQ30 | DQ21 | V _{DDQ} | V _{DD} | V _{SS} | V _{DD} | V _{DDQ} | NC | NC | DQ5 |
| G | NC | DQ31 | DQ22 | V _{DDQ} | V _{DD} | V _{SS} | V _{DD} | V _{DDQ} | NC | NC | DQ14 |
| H | $\overline{\text{Doff}}$ | V _{REF} | V _{DDQ} | V _{DDQ} | V _{DD} | V _{SS} | V _{DD} | V _{DDQ} | V _{DDQ} | V _{REF} | ZQ |
| J | NC | NC | DQ32 | V _{DDQ} | V _{DD} | V _{SS} | V _{DD} | V _{DDQ} | NC | DQ13 | DQ4 |
| K | NC | NC | DQ23 | V _{DDQ} | V _{DD} | V _{SS} | V _{DD} | V _{DDQ} | NC | DQ12 | DQ3 |
| L | NC | DQ33 | DQ24 | V _{DDQ} | V _{SS} | V _{SS} | V _{SS} | V _{DDQ} | NC | NC | DQ2 |
| M | NC | NC | DQ34 | V _{SS} | V _{SS} | V _{SS} | V _{SS} | V _{SS} | NC | DQ11 | DQ1 |
| N | NC | DQ35 | DQ25 | V _{SS} | SA | SA | SA | V _{SS} | NC | NC | DQ10 |
| P | NC | NC | DQ26 | SA | SA | QVLD | SA | SA | NC | DQ9 | DQ0 |
| R | TDO | TCK | SA | SA | SA | ODT | SA | SA | SA | TMS | TDI |

11 x 15 Bump BGA—13 x 15 mm² Body—1 mm Bump Pitch

Note:

BW0 controls writes to DQ0:DQ8; $\overline{\text{BW1}}$ controls writes to DQ9:DQ17; $\overline{\text{BW2}}$ controls writes to DQ18:DQ26; $\overline{\text{BW3}}$ controls writes to DQ27:DQ35

4M x 18 SigmaDDR-II+ SRAM—Top View

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |
|---|--------------------------|------------------|------------------|--------------------------------|-------------------------|-----------------------|-------------------------|------------------------|------------------|------------------|-----|
| A | $\overline{\text{CQ}}$ | SA | SA | $\text{R}/\overline{\text{W}}$ | $\overline{\text{BW1}}$ | $\overline{\text{K}}$ | NF | $\overline{\text{LD}}$ | SA | SA | CQ |
| B | NC | DQ9 | NF | SA | NF | K | $\overline{\text{BW0}}$ | SA | NC | NC | DQ8 |
| C | NC | NC | NF | V_{SS} | SA | NF | SA | V_{SS} | NC | DQ7 | NF |
| D | NC | NF | DQ10 | V_{SS} | V_{SS} | V_{SS} | V_{SS} | V_{SS} | NC | NC | NF |
| E | NC | NC | DQ11 | V_{DDQ} | V_{SS} | V_{SS} | V_{SS} | V_{DDQ} | NC | NF | DQ6 |
| F | NC | DQ12 | NF | V_{DDQ} | V_{DD} | V_{SS} | V_{DD} | V_{DDQ} | NC | NC | DQ5 |
| G | NC | NF | DQ13 | V_{DDQ} | V_{DD} | V_{SS} | V_{DD} | V_{DDQ} | NC | NC | NF |
| H | $\overline{\text{Doff}}$ | V_{REF} | V_{DDQ} | V_{DDQ} | V_{DD} | V_{SS} | V_{DD} | V_{DDQ} | V_{DDQ} | V_{REF} | ZQ |
| J | NC | NC | NF | V_{DDQ} | V_{DD} | V_{SS} | V_{DD} | V_{DDQ} | NC | DQ4 | NF |
| K | NC | NC | DQ14 | V_{DDQ} | V_{DD} | V_{SS} | V_{DD} | V_{DDQ} | NC | NF | DQ3 |
| L | NC | DQ15 | NF | V_{DDQ} | V_{SS} | V_{SS} | V_{SS} | V_{DDQ} | NC | NC | DQ2 |
| M | NC | NC | NF | V_{SS} | V_{SS} | V_{SS} | V_{SS} | V_{SS} | NC | DQ1 | NF |
| N | NC | NF | DQ16 | V_{SS} | SA | SA | SA | V_{SS} | NC | NC | NF |
| P | NC | NC | DQ17 | SA | SA | QVLD | SA | SA | NC | NF | DQ0 |
| R | TDO | TCK | SA | SA | SA | ODT | SA | SA | SA | TMS | TDI |

11 x 15 Bump BGA—13 x 15 mm² Body—1 mm Bump Pitch

Note:

$\overline{\text{BW0}}$ controls writes to DQ0:DQ8; $\overline{\text{BW1}}$ controls writes to DQ9:DQ17

Pin Description Table

| Symbol | Description | Type | Comments |
|---------------------------------|---------------------------------|--------------|--------------------------|
| SA | Synchronous Address Inputs | Input | — |
| $\overline{R/W}$ | Synchronous Read/Write | Input | High: Read Low: Write |
| $\overline{BW0}-\overline{BW3}$ | Synchronous Byte Writes | Input | Active Low |
| \overline{LD} | Synchronous Load Pin | Input | Active Low |
| K | Input Clock | Input | Active High |
| \overline{K} | Input Clock | Input | Active Low |
| TMS | Test Mode Select | Input | — |
| TDI | Test Data Input | Input | — |
| TCK | Test Clock Input | Input | — |
| TDO | Test Data Output | Output | — |
| V_{REF} | HSTL Input Reference Voltage | Input | — |
| ZQ | Output Impedance Matching Input | Input | — |
| DQ | Data I/O | Input/Output | Three State |
| \overline{Doff} | Disable DLL when low | Input | Active Low |
| CQ | Output Echo Clock | Output | — |
| \overline{CQ} | Output Echo Clock | Output | — |
| V_{DD} | Power Supply | Supply | 1.8 V Nominal |
| V_{DDQ} | Isolated Output Buffer Supply | Supply | 1.5 V Nominal |
| V_{SS} | Power Supply: Ground | Supply | — |
| QVLD | Q Valid Output | Output | — |
| ODT | On-Die Termination | Input | — |
| NC | No Connect | — | — |
| NF | No Function | — | — |

Notes:

1. NC = Not Connected to die or any other pin
2. NF = No Function. There is an electrical connection to this input pin, but the signal has no function in the device. It can be left unconnected, or tied to V_{SS} or V_{DDQ} .
3. K, or \overline{K} cannot be set to V_{REF} voltage.

Background

Common I/O SRAMs, from a system architecture point of view, are attractive in read dominated or block transfer applications. Therefore, the SigmaDDR-II+ ECCRAM interface and truth table are optimized for burst reads and writes. Common I/O SRAMs are unpopular in applications where alternating reads and writes are needed because bus turnaround delays can cut high speed Common I/O SRAM data bandwidth in half.

Burst Operations

Read and write operations are burst operations. In every case where a read or write command is accepted by the ECCRAM, it will respond by issuing or accepting two beats of data, executing a data transfer on subsequent rising edges of K and \overline{K} , as illustrated in the timing diagrams. It is not possible to stop a burst once it starts. Two beats of data are always transferred. This means that it is possible to load new addresses every K clock cycle. Addresses can be loaded less often, if intervening deselect cycles are inserted.

Deselect Cycles

Chip Deselect commands are pipelined to the same degree as read commands. This means that if a deselect command is applied to the ECCRAM on the next cycle after a read command captured by the ECCRAM, the device will complete the two beat read data transfer and then execute the deselect command, returning the output drivers to High-Z. A high on the \overline{LD} pin prevents the RAM from loading read or write command inputs and puts the RAM into deselect mode as soon as it completes all outstanding burst transfer operations.

SigmaDDR-II+ B2 ECCRAM Read Cycles

The SRAM executes pipelined reads. The status of the Address, \overline{LD} and R/\overline{W} pins are evaluated on the rising edge of K . The read command (\overline{LD} low and R/\overline{W} high) is clocked into the SRAM by a rising edge of K .

SigmaDDR-II+ B2 ECCRAM Write Cycles

The status of the Address, \overline{LD} and R/\overline{W} pins are evaluated on the rising edge of K . The ECCRAM executes Late write data transfers. Data in is due at the device inputs on the rising edge of K following the rising edge of K clock used to clock in the write command (\overline{LD} and R/\overline{W} low) and the write address. To complete the remaining beat of the burst of two write transfer, the ECCRAM captures data in on the next rising edge of \overline{K} , for a total of two transfers per address load.

Power-Up Sequence for SigmaDDR-II ECCRAMs

SigmaDDR-II ECCRAMs must be powered up in a specific sequence in order to avoid undefined operations.

Power-Up Sequence

1. Power-up and maintain $\overline{\text{Doff}}$ at low state.
 - 1a. Apply V_{DD} .
 - 1b. Apply V_{DDQ} .
 - 1c. Apply V_{REF} (may also be applied at the same time as V_{DDQ}).
2. After power is achieved and clocks (K, \overline{K}) are stabilized, 163,840 cycles are required to set Output Driver Impedance.
3. Change $\overline{\text{Doff}}$ to High. An additional 65,536 clock cycles are required to lock the DLL after it has been enabled.

Note:

The DLL may be reset by driving the $\overline{\text{Doff}}$ pin low or by stopping the K clocks for at least 30 ns. 65,536 cycles of clean K clocks are always required to re-lock the DLL after reset.

DLL Constraints

- The DLL synchronizes to the K clock. These clocks should have low phase jitter (t_{KVar}).
- The DLL cannot operate at a frequency lower than that specified by the t_{KHKH} maximum specification for the desired operating clock frequency.
- If the incoming clock is not stabilized when DLL is enabled, the DLL may lock on the wrong frequency and cause undefined errors or failures during the initial stage.

Note:

If the frequency is changed, DLL reset is required. After reset, a minimum of 65,536 cycles is required for DLL lock.

On-Chip Error Correction

SigmaDDR-II ECCRAMs implement a single-bit error detection and correction algorithm (specifically, a Hamming Code) on each DDR data word (comprising two 9-bit data bytes) transmitted on each 9-bit data bus (i.e., transmitted on D/Q[8:0], D/Q[17:9], D/Q[26:18], or D/Q[35:27]). To accomplish this, 5 ECC parity bits (invisible to the user) are utilized per every 18 data bits (visible to the user).

The ECC algorithm neither corrects nor detects multi-bit errors. However, GSI ECCRAMs are architected in such a way that a single SER event very rarely causes a multi-bit error across any given "transmitted data unit", where a "transmitted data unit" represents the data transmitted as the result of a single read or write operation to a particular address. The extreme rarity of multi-bit errors results in the SER mentioned previously (i.e., <0.002 FITs/Mb measured at sea level.)

Not only does the on-chip ECC significantly improve SER performance, but it also frees up the entire memory array for data storage. Very often SRAM applications allocate 1/9th of the memory array (i.e., one "error bit" per eight "data bits", in any 9-bit "data byte") for error detection (either simple parity error detection, or system-level ECC error detection and correction). Such error-bit allocation is unnecessary with ECCRAMs the entire memory array can be utilized for data storage, effectively providing 12.5% greater storage capacity compared to SRAMs of the same density not equipped with on-chip ECC.

Special Functions

Byte Write Control

Byte Write Enable pins are sampled at the same time that Data In is sampled. A High on the Byte Write Enable pin associated with a particular byte (e.g., $\overline{BW0}$ controls D0–D8 inputs) will inhibit the storage of that particular byte, leaving whatever data may be stored at the current address at that byte location undisturbed. Any or all of the Byte Write Enable pins may be driven High or Low during the data in sample times in a write sequence.

Each write enable command and write address loaded into the RAM provides the base address for a -beat data transfer. The x18 version of the RAM, for example, may write bits in association with each address loaded. Any 9-bit byte may be masked in any write sequence.

Note: If “Half Write” operations (i.e., write operations in which a \overline{BWn} pin is asserted for only half of a DDR write data transfer on the associated 9-bit data bus, causing only 9 bits of the 18-bit DDR data word to be written) are initiated, the on-chip ECC will be disabled for as long as the SRAM remains powered up thereafter. This must be done because ECC is implemented across entire 18-bit data words, rather than across individual 9-bit data bytes.

Byte Write Truth Table

The truth table below applies to write operations to Address "m", where Address "m" is the 18-bit memory location comprising the 2 beats of DDR write data associated with each \overline{BWn} pin in a given clock cycle.

| BWn | | Input Data Byte n | | Operation | Result |
|--------------------------|--------------------------|--------------------------|--------------------------|------------|--------------------------------|
| $\uparrow K$ (Beat 1) | $\uparrow K$ (Beat 2) | $\uparrow K$ (Beat 1) | $\uparrow K$ (Beat 2) | | |
| 0 | 0 | D0 | D1 | Full Write | D0 and D1 written to Address m |
| 0 | 1 | D0 | X | Half Write | Only D0 written to Address m |
| 1 | 0 | X | D1 | Half Write | Only D1 written to Address m |
| 1 | 1 | X | X | Abort | Address m unchanged |

Notes:

- $\overline{BW0}$ is associated with Input Data Byte D[8:0].
- $\overline{BW1}$ is associated with Input Data Byte D[17:9].
- $\overline{BW2}$ is associated with Input Data Byte D[26:18] (in x36 only).
- $\overline{BW3}$ is associated with Input Data Byte D[35:27] (in x36 only).
- ECC is disabled if a “Half Write” operation is initiated.

FLXDrive-II Output Driver Impedance Control

HSTL I/O SigmaDDR-II ECCRAMs are supplied with programmable impedance output drivers. The ZQ pin must be connected to VSS via an external resistor, RQ, to allow the ECCRAM to monitor and adjust its output driver impedance. The value of RQ must be 5X the value of the desired RAM output impedance. The allowable range of RQ to guarantee impedance matching continuously is between 175Ω and 275Ω. Periodic readjustment of the output driver impedance is necessary as the impedance is affected by drifts in supply voltage and temperature. The ECCRAM's output impedance circuitry compensates for drifts in supply voltage and temperature. A clock cycle counter periodically triggers an impedance evaluation, resets and counts again. Each impedance evaluation may move the output driver impedance level one step at a time towards the optimum level. The output driver is implemented with discrete binary weighted impedance steps.

Input Termination Impedance Control

These SigmaDDR-II+ ECCRAMs are supplied with programmable input termination on Data (DQ), Byte Write (\overline{BW}), and Clock (K, \overline{K}) input receivers. Input termination can be enabled or disabled via the ODT pin (6R). When the ODT pin is tied Low (or left floating—the pin has a small pull-down resistor), input termination is disabled. When the ODT pin is tied High, input termination is enabled. Termination impedance is programmed via the same RQ resistor (connected between the ZQ pin and VSS) used to program output driver impedance, and is nominally $RQ \cdot 0.6$. Thevenin-equivalent when RQ is between 175Ω and 225Ω. Periodic readjustment of the termination impedance occurs to compensate for drifts in supply voltage and temperature, in the same manner as for driver impedance (see above).

At power-up, termination impedance is set to the programmed value within 1ms after input clocks (K, \overline{K}) begin toggling within specification.

Notes:

1. When ODT = 1, Byte Write (\overline{BW}), and Clock (K, \overline{K}) input termination is always enabled. Consequently, \overline{BW} , K, \overline{K} inputs should always be driven High or Low; they should never be tri-stated (i.e., in a High-Z state). If the inputs are tri-stated, the input termination will pull the signal to $V_{DDQ}/2$ (i.e., to the switch point of the diff-amp receiver), which could cause the receiver to enter a meta-stable state and prevent the SRAM from operating within specification.
2. When ODT = 1, DQ input termination is enabled during Write and NOP operations, and disabled during Read operations. Specifically, DQ input termination is disabled 0.5 cycles before the SRAM enables its DQ drivers and starts driving valid Read Data, and remains disabled until 0.5 cycles after the SRAM stops driving valid Read Data and disables its DQ drivers; DQ input termination is enabled at all other times. Consequently, the SRAM Controller should disable its DQ input termination, enable its DQ drivers, and drive DQ inputs (High or Low) during Write and NOP operations. And, it should enable its DQ input termination and disable its DQ drivers during Read operations. Care should be taken during Write or NOP → Read transitions, and during Read → NOP transitions, to minimize the time during which one device (SRAM or SRAM Controller) has enabled its DQ input termination while the other device has not yet enabled its DQ driver. Otherwise, the input termination will pull the signal to $V_{DDQ}/2$ (i.e., to the switch point of the diff-amp receiver), which could cause the receiver to enter a meta-stable state and prevent the SRAM from operating within specification.

Common I/O SigmaDDR-II+ Burst of 2 ECCRAM Truth Table

| K_n | \overline{LD} | R/\overline{W} | DQ | | Operation |
|-------|-----------------|------------------|-------------|-------------|-----------|
| | | | A + 0 | A + 1 | |
| ↑ | 1 | X | Hi-Z / * | Hi-Z / * | Deselect |
| ↑ | 0 | 0 | $D@K_{n+1}$ | $D@K_{n+1}$ | Write |
| ↑ | 0 | 1 | $Q@K_{n+2}$ | $Q@K_{n+3}$ | Read |

Notes:

- "1" = input "high"; "0" = input "low"; "V" = input "valid"; "X" = input "don't care".
- When On-Die Termination is disabled (ODT = 0), DQ drivers are disabled (i.e., DQ pins are tri-stated) for one cycle in response to NOP and Write commands, 2.5 cycles after the command is sampled.
- When On-Die Termination is enabled (ODT = 1), DQ drivers are disabled for one cycle in response to NOP and Write commands, 2.5 cycles after the command is sampled. The state of the DQ pins during that time (denoted by "*" in the table above) is determined by the state of the DQ input termination. See the Input Termination Impedance Control section for more information.

Burst of 2 Byte Write Clock Truth Table

| \overline{BW} | \overline{BW} | Current Operation | D | D |
|-------------------------------|---------------------------------|--|-------------------------------|---------------------------------|
| $K \uparrow$ (t_{n+1}) | $K \uparrow$ ($t_{n+1/2}$) | $K \uparrow$ (t_n) | $K \uparrow$ (t_{n+1}) | $K \uparrow$ ($t_{n+1/2}$) |
| T | T | Write Dx stored if $\overline{BWn} = 0$ in both data transfers | D1 | D2 |
| T | F | Write Dx stored if $\overline{BWn} = 0$ in 1st data transfer only | D1 | X |
| F | T | Write Dx stored if $\overline{BWn} = 0$ in 2nd data transfer only | X | D2 |
| F | F | Write Abort No Dx stored in either data transfer | X | X |

Notes:

- "1" = input "high"; "0" = input "low"; "X" = input "don't care"; "T" = input "true"; "F" = input "false".
- If one or more $\overline{BWn} = 0$, then $\overline{BW} = "T"$, else $\overline{BW} = "F"$.


x36 Byte Write Enable (\overline{BWn}) Truth Table

| $\overline{BW0}$ | $\overline{BW1}$ | $\overline{BW2}$ | $\overline{BW3}$ | D0–D8 | D9–D17 | D18–D26 | D27–D35 |
|------------------|------------------|------------------|------------------|------------|------------|------------|------------|
| 1 | 1 | 1 | 1 | Don't Care | Don't Care | Don't Care | Don't Care |
| 0 | 1 | 1 | 1 | Data In | Don't Care | Don't Care | Don't Care |
| 1 | 0 | 1 | 1 | Don't Care | Data In | Don't Care | Don't Care |
| 0 | 0 | 1 | 1 | Data In | Data In | Don't Care | Don't Care |
| 1 | 1 | 0 | 1 | Don't Care | Don't Care | Data In | Don't Care |
| 0 | 1 | 0 | 1 | Data In | Don't Care | Data In | Don't Care |
| 1 | 0 | 0 | 1 | Don't Care | Data In | Data In | Don't Care |
| 0 | 0 | 0 | 1 | Data In | Data In | Data In | Don't Care |
| 1 | 1 | 1 | 0 | Don't Care | Don't Care | Don't Care | Data In |
| 0 | 1 | 1 | 0 | Data In | Don't Care | Don't Care | Data In |
| 1 | 0 | 1 | 0 | Don't Care | Data In | Don't Care | Data In |
| 0 | 0 | 1 | 0 | Data In | Data In | Don't Care | Data In |
| 1 | 1 | 0 | 0 | Don't Care | Don't Care | Data In | Data In |
| 0 | 1 | 0 | 0 | Data In | Don't Care | Data In | Data In |
| 1 | 0 | 0 | 0 | Don't Care | Data In | Data In | Data In |
| 0 | 0 | 0 | 0 | Data In | Data In | Data In | Data In |

x18 Byte Write Enable (\overline{BWn}) Truth Table

| $\overline{BW0}$ | $\overline{BW1}$ | D0–D8 | D9–D17 |
|------------------|------------------|------------|------------|
| 1 | 1 | Don't Care | Don't Care |
| 0 | 1 | Data In | Don't Care |
| 1 | 0 | Don't Care | Data In |
| 0 | 0 | Data In | Data In |

B2 State Diagram



Notes:

1. The internal address burst counter is a 1 bit counter (i.e., when first address is A0, next internal burst address is A0+1).
2. "READ" refers to read active status with R/W = High, "WRITE" refers to write inactive status with R/W = Low.
3. "LOAD" refers to read new address active status with \overline{LD} = Low, " \overline{LOAD} " refers to read new address inactive status with \overline{LD} = High.

Absolute Maximum Ratings

(All voltages reference to V_{SS})

| Symbol | Description | Value | Unit |
|-----------|-------------------------------|--|--------------------|
| V_{DD} | Voltage on V_{DD} Pins | -0.5 to 2.4 | V |
| V_{DDQ} | Voltage in V_{DDQ} Pins | -0.5 to V_{DD} | V |
| V_{REF} | Voltage in V_{REF} Pins | -0.5 to V_{DDQ} | V |
| $V_{I/O}$ | Voltage on I/O Pins | -0.5 to $V_{DDQ} + 0.5$ (≤ 2.4 V max.) | V |
| V_{IN} | Voltage on Other Input Pins | -0.5 to $V_{DDQ} + 0.5$ (≤ 2.4 V max.) | V |
| V_{TIN} | Input Voltage (TCK, TMS, TDI) | -0.5 to $V_{DDQ} + 0.5$ (≤ 2.4 V max.) | V |
| I_{IN} | Input Current on Any Pin | +/-100 | mA dc |
| I_{OUT} | Output Current on Any I/O Pin | +/-100 | mA dc |
| T_J | Maximum Junction Temperature | 125 | $^{\circ}\text{C}$ |
| T_{STG} | Storage Temperature | -55 to 125 | $^{\circ}\text{C}$ |

Note:

Permanent damage to the device may occur if the Absolute Maximum Ratings are exceeded. Operation should be restricted to Recommended Operating Conditions. Exposure to conditions exceeding the Recommended Operating Conditions, for an extended period of time, may affect reliability of this component.

Recommended Operating Conditions

Power Supplies

| Parameter | Symbol | Min. | Typ. | Max. | Unit |
|--------------------|-----------|--------------------|------|--------------------|------|
| Supply Voltage | V_{DD} | 1.7 | 1.8 | 1.9 | V |
| I/O Supply Voltage | V_{DDQ} | 1.4 | — | 1.6 | V |
| Reference Voltage | V_{REF} | $V_{DDQ}/2 - 0.05$ | — | $V_{DDQ}/2 + 0.05$ | V |

Note:

The power supplies need to be powered up simultaneously or in the following sequence: V_{DD} , V_{DDQ} , V_{REF} , followed by signal inputs. The power down sequence must be the reverse. V_{DDQ} must not exceed V_{DD} .

Operating Temperature

| Parameter | Symbol | Min. | Typ. | Max. | Unit |
|--|--------|------|------|------|--------------------|
| Junction Temperature (Commercial Range Versions) | T_J | 0 | 25 | 90 | $^{\circ}\text{C}$ |
| Junction Temperature (Industrial Range Versions)* | T_J | -40 | 25 | 105 | $^{\circ}\text{C}$ |

Note:

* The part numbers of Industrial Temperature Range versions end with the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.

Thermal Impedance

| Package | Test PCB Substrate | θ_{JA} (C°/W) Airflow = 0 m/s | θ_{JA} (C°/W) Airflow = 1 m/s | θ_{JA} (C°/W) Airflow = 2 m/s | θ_{JB} (C°/W) | θ_{JC} (C°/W) |
|---------|--------------------|---|---|---|----------------------|----------------------|
| 165 BGA | 4-layer | TBD | TBD | TBD | TBD | TBD |

Notes:

1. Thermal Impedance data is based on a number of samples from multiple lots and should be viewed as a typical number.
2. Please refer to JEDEC standard JESD51-6.
3. The characteristics of the test fixture PCB influence reported thermal characteristics of the device. Be advised that a good thermal path to the PCB can result in cooling or heating of the RAM depending on PCB temperature.

HSTL I/O DC Input Characteristics

| Parameter | Symbol | Min | Max | Units | Notes |
|-------------------------|-----------|--------------------|--------------------|-------|-------|
| Input Reference Voltage | V_{REF} | $V_{DDQ}/2 - 0.05$ | $V_{DDQ}/2 + 0.05$ | V | — |
| Input High Voltage | V_{IH1} | $V_{REF} + 0.1$ | $V_{DDQ} + 0.3$ | V | 1 |
| Input Low Voltage | V_{IL1} | -0.3 | $V_{REF} - 0.1$ | V | 1 |
| Input High Voltage | V_{IH2} | $0.7 * V_{DDQ}$ | $V_{DDQ} + 0.3$ | V | 2,3 |
| Input Low Voltage | V_{IL2} | -0.3 | $0.3 * V_{DDQ}$ | V | 2,3 |

Notes:

1. Parameters apply to \overline{K} , \overline{K} , SA, DQ, \overline{LD} , $\overline{R/W}$, \overline{BW} during normal operation and JTAG boundary scan testing.
2. Parameters apply to Doff, ODT during normal operation and JTAG boundary scan testing.
3. Parameters apply to ZQ during JTAG boundary scan testing only.

HSTL I/O AC Input Characteristics

| Parameter | Symbol | Min | Max | Units | Notes |
|-------------------------|-----------|--------------------|--------------------|-------|-------|
| Input Reference Voltage | V_{REF} | $V_{DDQ}/2 - 0.08$ | $V_{DDQ}/2 + 0.08$ | V | — |
| Input High Voltage | V_{IH1} | $V_{REF} + 0.2$ | $V_{DDQ} + 0.5$ | V | 1,2,3 |
| Input Low Voltage | V_{IL1} | -0.5 | $V_{REF} - 0.2$ | V | 1,2,3 |
| Input High Voltage | V_{IH2} | $V_{DDQ} - 0.2$ | $V_{DDQ} + 0.5$ | V | 4,5 |
| Input Low Voltage | V_{IL2} | -0.5 | 0.2 | V | 4,5 |

Notes:

1. $V_{IH(MAX)}$ and $V_{IL(MIN)}$ apply for pulse widths less than one-quarter of the cycle time.
2. Input rise and fall times must be a minimum of 1 V/ns, and within 10% of each other.
3. Parameters apply to \overline{K} , \overline{K} , SA, DQ, \overline{LD} , $\overline{R/W}$, \overline{BW} during normal operation and JTAG boundary scan testing.
4. Parameters apply to Doff, ODT during normal operation and JTAG boundary scan testing.

Capacitance

($T_A = 25^\circ\text{C}$, $f = 1\text{ MHz}$, $V_{DD} = 1.8\text{ V}$)

| Parameter | Symbol | Test conditions | Typ. | Max. | Unit |
|--------------------|-----------|------------------------|------|------|------|
| Input Capacitance | C_{IN} | $V_{IN} = 0\text{ V}$ | 4 | 5 | pF |
| Output Capacitance | C_{OUT} | $V_{OUT} = 0\text{ V}$ | 4.5 | 5.5 | pF |

Note:

This parameter is sample tested.


AC Test Conditions

| Parameter | Conditions |
|------------------------|-------------|
| Input high level | 1.25 |
| Input low level | 0 V |
| Max. input slew rate | 2 V/ns |
| Input reference level | 0.75 |
| Output reference level | $V_{DDQ}/2$ |

Note:

Test conditions as specified with output loading as shown unless otherwise noted.

AC Test Load Diagram



Input and Output Leakage Characteristics

| Parameter | Symbol | Test Conditions | Min. | Max |
|--|--------------------------------|--|------------------|-------------------|
| Input Leakage Current (except mode pins) | I_{IL} | $V_{IN} = 0\text{ to }V_{DDQ}$ | -2 μA | 2 μA |
| $\overline{\text{Doff}}$ | $I_{IL\overline{\text{Doff}}}$ | $V_{IN} = 0\text{ to }V_{DDQ}$ | -2 μA | 100 μA |
| ODT | I_{ILODT} | $V_{IN} = 0\text{ to }V_{DDQ}$ | -2 μA | 100 μA |
| Output Leakage Current | I_{OL} | Output Disable, $V_{OUT} = 0\text{ to }V_{DDQ}$ | -2 μA | 2 μA |

HSTL I/O Output Driver DC Electrical Characteristics

| Parameter | Symbol | Min. | Max. | Units | Notes |
|-------------------------|-----------|--------------------|--------------------|----------|-------|
| Output High Voltage | V_{OH1} | $V_{DDQ}/2 - 0.12$ | $V_{DDQ}/2 + 0.12$ | V | 1 |
| Output Low Voltage | V_{OL1} | $V_{DDQ}/2 - 0.12$ | $V_{DDQ}/2 + 0.12$ | V | 2 |
| Output High Voltage | V_{OH2} | $V_{DDQ} - 0.2$ | — | V | 3, 4 |
| Output Low Voltage | V_{OL2} | — | 0.2 | V | 3, 5 |
| Output Driver Impedance | R_{OUT} | $(RQ/5) * 0.88$ | $(RQ/5) * 1.12$ | Ω | 6, 7 |

Notes:

1. $I_{OH} = (V_{DDQ}/2) / (RQ/5) \pm 15\%$ @ $V_{OH} = V_{DDQ}/2$ (for: $175\Omega \leq RQ \leq 275\Omega$).
2. $I_{OL} = (V_{DDQ}/2) / (RQ/5) \pm 15\%$ @ $V_{OL} = V_{DDQ}/2$ (for: $175\Omega \leq RQ \leq 275\Omega$).
3. $0\Omega \leq RQ \leq \infty\Omega$
4. $I_{OH} = -1.0$ mA
5. $I_{OL} = 1.0$ mA
6. Parameter applies when $175\Omega \leq RQ \leq 275\Omega$
7. Tested at $V_{OUT} = V_{DDQ} * 0.2$ and $V_{DDQ} * 0.8$

Operating Currents

| Parameter | Symbol | Test Conditions | -550 | | -500 | | -450 | | -400 | | Notes |
|---------------------------------|-----------|--|------------------|--------------------|------------------|--------------------|------------------|--------------------|------------------|--------------------|-------|
| | | | 0° to 70°C | -40° to 85°C | 0° to 70°C | -40° to 85°C | 0° to 70°C | -40° to 85°C | 0° to 70°C | -40° to 85°C | |
| Operating Current (x36): DDR | I_{DD} | $V_{DD} = \text{Max}$, $I_{OUT} = 0 \text{ mA}$ Cycle Time $\geq t_{KHKH} \text{ Min}$ | TBD | TBD | TBD | TBD | TBD | TBD | TBD | TBD | 1, 2 |
| Operating Current (x18): DDR | I_{DD} | $V_{DD} = \text{Max}$, $I_{OUT} = 0 \text{ mA}$ Cycle Time $\geq t_{KHKH} \text{ Min}$ | TBD | TBD | TBD | TBD | TBD | TBD | TBD | TBD | 1, 2 |
| Standby Current (NOP): DDR | I_{SB1} | Device deselected, $I_{OUT} = 0 \text{ mA}$, $f = \text{Max}$, All Inputs $\leq 0.2 \text{ V}$ or $\geq V_{DD} - 0.2 \text{ V}$ | TBD | TBD | TBD | TBD | TBD | TBD | TBD | TBD | 1, 3 |

Notes:

1. Minimum cycle, $I_{OUT} = 0 \text{ mA}$
2. Operating current is calculated with 50% read cycles and 50% write cycles.
3. Standby Current is only after all pending read and write burst operations are completed.


AC Electrical Characteristics


| Parameter | Symbol | -550 | | -500 | | -450 | | -400 | | Units | Notes |
|--|--|--------|-------|--------|------|--------|------|--------|------|-------|-------|
| | | Min | Max | Min | Max | Min | Max | Min | Max | | |
| Clock | | | | | | | | | | | |
| K, \bar{K} Clock Cycle Time | t_{KHKH} | 1.81 | 6.0 | 2.0 | 6.0 | 2.2 | 6.0 | 2.5 | 6.0 | ns | |
| IK Variable | t_{KVar} | — | 0.15 | — | 0.15 | — | 0.15 | — | 0.2 | ns | 4 |
| K, \bar{K} Clock High Pulse Width | t_{KHKL} | 0.4 | — | 0.4 | — | 0.4 | — | 0.4 | — | cycle | |
| K, \bar{K} Clock Low Pulse Width | t_{KLKH} | 0.4 | — | 0.4 | — | 0.4 | — | 0.4 | — | cycle | |
| K to \bar{K} High | $t_{KH\bar{K}H}$ | 0.77 | — | 0.85 | — | 0.94 | — | 1.06 | — | ns | |
| \bar{K} to K High | $t_{\bar{K}HKH}$ | 0.77 | — | 0.85 | — | 0.94 | — | 1.06 | — | ns | |
| DLL Lock Time | t_{KLock} | 65,536 | — | 65,536 | — | 65,536 | — | 65,536 | — | cycle | 5 |
| K Static to DLL reset | t_{KReset} | 30 | — | 30 | — | 30 | — | 30 | — | ns | |
| Output Times | | | | | | | | | | | |
| K, \bar{K} Clock High to Data Output Valid | t_{KHQV} | — | -0.45 | — | 0.45 | — | 0.45 | — | 0.45 | ns | |
| K, \bar{K} Clock High to Data Output Hold | t_{KHQX} | -0.45 | — | -0.45 | — | -0.45 | — | -0.45 | — | ns | |
| K, \bar{K} Clock High to Echo Clock Valid | t_{KHCOV} | — | -0.45 | — | 0.45 | — | 0.45 | — | 0.45 | ns | |
| K, \bar{K} Clock High to Echo Clock Hold | t_{KHCOX} | -0.45 | — | -0.45 | — | -0.45 | — | -0.45 | — | ns | |
| CQ, \bar{CQ} High Output Valid | t_{COHQV} | — | 0.15 | — | 0.15 | — | 0.15 | — | 0.2 | ns | |
| CQ, \bar{CQ} High Output Hold | t_{COHQX} | -0.15 | — | -0.15 | — | -0.15 | — | -0.2 | — | ns | |
| CQ, \bar{CQ} High to QVLD | t_{QVLD} | -0.15 | 0.15 | -0.15 | 0.15 | -0.15 | 0.15 | -0.2 | 0.2 | ns | |
| CQ Phase Distortion | $t_{COHC\bar{O}H}$ $t_{\bar{C}OHCQH}$ | 0.65 | — | 0.75 | — | 0.85 | — | 1.0 | — | ns | |
| K Clock High to Data Output High-Z | t_{KHOZ} | — | 0.45 | — | 0.45 | — | 0.45 | — | 0.45 | ns | 5 |
| K Clock High to Data Output Low-Z | t_{KHOX1} | -0.45 | — | -0.45 | — | -0.45 | — | -0.45 | — | ns | 5 |
| Setup Times | | | | | | | | | | | |
| Address Input Setup Time | t_{AVKH} | 0.23 | — | 0.25 | — | 0.275 | — | 0.4 | — | ns | 1 |
| Control Input Setup Time (R/W) | t_{IVKH} | 0.23 | — | 0.25 | — | 0.275 | — | 0.4 | — | ns | 2 |
| Control Input Setup Time (BW \bar{X}) | t_{IVKH} | 0.18 | — | 0.2 | — | 0.22 | — | 0.28 | — | ns | 3 |
| Data Input Setup Time | t_{DVKH} | 0.18 | — | 0.2 | — | 0.22 | — | 0.28 | — | ns | |
| Hold Times | | | | | | | | | | | |
| Address Input Hold Time | t_{KHAX} | 0.23 | — | 0.25 | — | 0.275 | — | 0.4 | — | ns | 1 |
| Control Input Hold Time (R/W) | t_{KHIX} | 0.23 | — | 0.25 | — | 0.275 | — | 0.4 | — | ns | 2 |
| Control Input Hold Time (BW \bar{X}) | t_{KHIX} | 0.18 | — | 0.2 | — | 0.22 | — | 0.28 | — | ns | 3 |
| Data Input Hold Time | t_{KHDX} | 0.18 | — | 0.2 | — | 0.22 | — | 0.28 | — | ns | |

Notes:

- All Address inputs must meet the specified setup and hold times for all latching clock edges.
- Control singles are \bar{LD} , R/W.
- Control singles are BW0, BW1 and ($\bar{BW2}$, $\bar{BW3}$ for x36).
- Clock phase jitter is the variance from clock rising edge to the next expected clock rising edge.
- V_{DD} slew rate must be less than 0.1 V DC per 50 ns for DLL lock retention. DLL lock time begins once V_{DD} and input clock are stable.

Read-Write K-Based Timing Diagram





JTAG Port Operation

Overview

The JTAG Port on this RAM operates in a manner that is compliant with IEEE Standard 1149.1-1990, a serial boundary scan interface standard (commonly referred to as JTAG). The JTAG Port input interface levels scale with V_{DD} . The JTAG output drivers are powered by V_{DD} .

Disabling the JTAG Port

It is possible to use this device without utilizing the JTAG port. The port is reset at power-up and will remain inactive unless clocked. TCK, TDI, and TMS are designed with internal pull-up circuits. To assure normal operation of the RAM with the JTAG Port unused, TCK, TDI, and TMS may be left floating or tied to either V_{DD} or V_{SS} . TDO should be left unconnected.

JTAG Pin Descriptions

| Pin | Pin Name | I/O | Description |
|-----|------------------|-----|--|
| TCK | Test Clock | In | Clocks all TAP events. All inputs are captured on the rising edge of TCK and all outputs propagate from the falling edge of TCK. |
| TMS | Test Mode Select | In | The TMS input is sampled on the rising edge of TCK. This is the command input for the TAP controller state machine. An undriven TMS input will produce the same result as a logic one input level. |
| TDI | Test Data In | In | The TDI input is sampled on the rising edge of TCK. This is the input side of the serial registers placed between TDI and TDO. The register placed between TDI and TDO is determined by the state of the TAP Controller state machine and the instruction that is currently loaded in the TAP Instruction Register (refer to the TAP Controller State Diagram). An undriven TDI pin will produce the same result as a logic one input level. |
| TDO | Test Data Out | Out | Output that is active depending on the state of the TAP state machine. Output changes in response to the falling edge of TCK. This is the output side of the serial registers placed between TDI and TDO. |

Note:

This device does not have a TRST (TAP Reset) pin. TRST is optional in IEEE 1149.1. The Test-Logic-Reset state is entered while TMS is held high for five rising edges of TCK. The TAP Controller is also reset automatically at power-up.

JTAG Port Registers

Overview

The various JTAG registers, referred to as Test Access Port or TAP Registers, are selected (one at a time) via the sequences of 1s and 0s applied to TMS as TCK is strobed. Each of the TAP Registers is a serial shift register that captures serial input data on the rising edge of TCK and pushes serial data out on the next falling edge of TCK. When a register is selected, it is placed between the TDI and TDO pins.

Instruction Register

The Instruction Register holds the instructions that are executed by the TAP controller when it is moved into the Run, Test/Idle, or the various data register states. Instructions are 3 bits long. The Instruction Register can be loaded when it is placed between the TDI and TDO pins. The Instruction Register is automatically preloaded with the IDCODE instruction at power-up or whenever the controller is placed in Test-Logic-Reset state.

Bypass Register

The Bypass Register is a single bit register that can be placed between TDI and TDO. It allows serial test data to be passed through the RAM's JTAG Port to another device in the scan chain with as little delay as possible.

Boundary Scan Register

The Boundary Scan Register is a collection of flip flops that can be preset by the logic level found on the RAM's input or I/O pins. The flip flops are then daisy chained together so the levels found can be shifted serially out of the JTAG Port's TDO pin. The Boundary Scan Register also includes a number of place holder flip flops (always set to a logic 1). The relationship between the device pins and the bits in the Boundary Scan Register is described in the Scan Order Table following. The Boundary Scan

Register, under the control of the TAP Controller, is loaded with the contents of the RAMs I/O ring when the controller is in Capture-DR state and then is placed between the TDI and TDO pins when the controller is moved to Shift-DR state. SAMPLE-Z, SAMPLE/PRELOAD and EXTEST instructions can be used to activate the Boundary Scan Register.

JTAG TAP Block Diagram



Identification (ID) Register

The ID Register is a 32-bit register that is loaded with a device and vendor specific 32-bit code when the controller is put in Capture-DR state with the IDCODE command loaded in the Instruction Register. The code is loaded from a 32-bit on-chip ROM. It describes various attributes of the RAM as indicated below. The register is then placed between the TDI and TDO pins when the controller is moved into Shift-DR state. Bit 0 in the register is the LSB and the first to reach TDO when shifting begins.

ID Register Contents

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|----|----|----|----|----|----|---|---|---|-------------------|---|---|---|---|---|---|
| Not Used | | | | | | | | | | | | | | | | GSI Technology JEDEC Vendor ID Code | | | | | | | | | | Presence Register | | | | | | |
| Bit # | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |

Tap Controller Instruction Set

Overview

There are two classes of instructions defined in the Standard 1149.1-1990; the standard (Public) instructions, and device specific (Private) instructions. Some Public instructions are mandatory for 1149.1 compliance. Optional Public instructions must be implemented in prescribed ways. The TAP on this device may be used to monitor all input and I/O pads, and can be used to load address, data or control signals into the RAM or to preload the I/O buffers.

When the TAP controller is placed in Capture-IR state the two least significant bits of the instruction register are loaded with 01. When the controller is moved to the Shift-IR state the Instruction Register is placed between TDI and TDO. In this state the desired instruction is serially loaded through the TDI input (while the previous contents are shifted out at TDO). For all instructions, the TAP executes newly loaded instructions only when the controller is moved to Update-IR state. The TAP instruction set for this device is listed in the following table.

JTAG Tap Controller State Diagram



Instruction Descriptions

BYPASS

When the BYPASS instruction is loaded in the Instruction Register the Bypass Register is placed between TDI and TDO. This occurs when the TAP controller is moved to the Shift-DR state. This allows the board level scan path to be shortened to facilitate testing of other devices in the scan path.

SAMPLE/PRELOAD

SAMPLE/PRELOAD is a Standard 1149.1 mandatory public instruction. When the SAMPLE / PRELOAD instruction is loaded in the Instruction Register, moving the TAP controller into the Capture-DR state loads the data in the RAMs input and I/O buffers into the Boundary Scan Register. Boundary Scan Register locations are not associated with an input or I/O pin, and are loaded with the default state identified in the Boundary Scan Chain table at the end of this section of the datasheet. Because the RAM clock is independent from the TAP Clock (TCK) it is possible for the TAP to attempt to capture the I/O ring contents while the input buffers are in transition (i.e. in a metastable state). Although allowing the TAP to sample metastable inputs will not harm the device, repeatable results cannot be expected. RAM input signals must be stabilized for long enough to meet the TAPs input data capture set-up plus hold time (tTS plus tTH). The RAMs clock inputs need not be paused for any other TAP operation except capturing the I/O ring contents into the Boundary Scan Register. Moving the controller to Shift-DR state then places the boundary scan register between the TDI and TDO pins.

EXTEST

EXTEST is an IEEE 1149.1 mandatory public instruction. It is to be executed whenever the instruction register is loaded with all logic 0s. The EXTEST command does not block or override the RAM's input pins; therefore, the RAM's internal state is still determined by its input pins.

Typically, the Boundary Scan Register is loaded with the desired pattern of data with the SAMPLE/PRELOAD command. Then the EXTEST command is used to output the Boundary Scan Register's contents, in parallel, on the RAM's data output drivers on the falling edge of TCK when the controller is in the Update-IR state.

Alternately, the Boundary Scan Register may be loaded in parallel using the EXTEST command. When the EXTEST instruction is selected, the state of all the RAM's input and I/O pins, as well as the default values at Scan Register locations not associated with a pin, are transferred in parallel into the Boundary Scan Register on the rising edge of TCK in the Capture-DR state, the RAM's output pins drive out the value of the Boundary Scan Register location with which each output pin is associated.

IDCODE

The IDCODE instruction causes the ID ROM to be loaded into the ID register when the controller is in Capture-DR mode and places the ID register between the TDI and TDO pins in Shift-DR mode. The IDCODE instruction is the default instruction loaded in at power up and any time the controller is placed in the Test-Logic-Reset state.

SAMPLE-Z

If the SAMPLE-Z instruction is loaded in the instruction register, all RAM outputs are forced to an inactive drive state (high-Z) and the Boundary Scan Register is connected between TDI and TDO when the TAP controller is moved to the Shift-DR state.

JTAG TAP Instruction Set Summary

| Instruction | Code | Description | Notes |
|----------------|------|--|-------|
| EXTEST | 000 | Places the Boundary Scan Register between TDI and TDO. | 1 |
| IDCODE | 001 | Preloads ID Register and places it between TDI and TDO. | 1, 2 |
| SAMPLE-Z | 010 | Captures I/O ring contents. Places the Boundary Scan Register between TDI and TDO. Forces all RAM output drivers to High-Z except CQ. | 1 |
| GSI | 101 | GSI private instruction. | 1 |
| SAMPLE/PRELOAD | 100 | Captures I/O ring contents. Places the Boundary Scan Register between TDI and TDO. | 1 |
| GSI | 101 | GSI private instruction. | 1 |
| GSI | 101 | GSI private instruction. | 1 |
| BYPASS | 111 | Places Bypass Register between TDI and TDO. | 1 |

Notes:

1. Instruction codes expressed in binary, MSB on left, LSB on right.
2. Default instruction automatically loaded at power-up and in test-logic-reset state.

JTAG Port Recommended Operating Conditions and DC Characteristics

| Parameter | Symbol | Min. | Max. | Unit | Notes |
|--|------------|----------------|----------------|------|-------|
| Test Port Input Low Voltage | V_{ILJ} | -0.3 | $0.3 * V_{DD}$ | V | 1 |
| Test Port Input High Voltage | V_{IHJ} | $0.7 * V_{DD}$ | $V_{DD} + 0.3$ | V | 1 |
| TMS, TCK and TDI Input Leakage Current | I_{INHJ} | -300 | 1 | uA | 2 |
| TMS, TCK and TDI Input Leakage Current | I_{INLJ} | -1 | 100 | uA | 3 |
| TDO Output Leakage Current | I_{OLJ} | -1 | 1 | uA | 4 |
| Test Port Output High Voltage | V_{OHJ} | $V_{DD} - 0.2$ | — | V | 5, 6 |
| Test Port Output Low Voltage | V_{OLJ} | — | 0.2 | V | 5, 7 |
| Test Port Output CMOS High | V_{OHJC} | $V_{DD} - 0.1$ | — | V | 5, 8 |
| Test Port Output CMOS Low | V_{OLJC} | — | 0.1 | V | 5, 9 |

Notes:

1. Input Under/overshoot voltage must be $-1\text{ V} < V_i < V_{DDn} + 1\text{ V}$ not to exceed 2.4 V maximum, with a pulse width not to exceed 20% tTKC.
2. $V_{ILJ} \leq V_{IN} \leq V_{DDn}$
3. $0\text{ V} \leq V_{IN} \leq V_{ILJn}$
4. Output Disable, $V_{OUT} = 0\text{ to }V_{DDn}$
5. The TDO output driver is served by the V_{DD} supply.
6. $I_{OHJ} = -2\text{ mA}$
7. $I_{OLJ} = +2\text{ mA}$
8. $I_{OHJC} = -100\text{ uA}$
9. $I_{OLJC} = +100\text{ uA}$

JTAG Port AC Test Conditions

| Parameter | Conditions |
|------------------------|-------------------------|
| Input high level | $V_{DD} - 0.2\text{ V}$ |
| Input low level | 0.2 V |
| Input slew rate | 1 V/ns |
| Input reference level | $V_{DD}/2$ |
| Output reference level | $V_{DD}/2$ |



Notes:

1. Include scope and jig capacitance.
2. Test conditions as shown unless otherwise noted.


JTAG Port Timing Diagram



JTAG Port AC Electrical Characteristics

| Parameter | Symbol | Min | Max | Unit |
|-----------------------|--------|-----|-----|------|
| TCK Cycle Time | tTKC | 50 | — | ns |
| TCK Low to TDO Valid | tTKQ | — | 20 | ns |
| TCK High Pulse Width | tTKH | 20 | — | ns |
| TCK Low Pulse Width | tTKL | 20 | — | ns |
| TDI & TMS Set Up Time | tTS | 10 | — | ns |
| TDI & TMS Hold Time | tTH | 10 | — | ns |

Package Dimensions—165-Bump FPBGA (Package E)



Ordering Information—GSI SigmaDDR-II+ ECCRAM

| Org | Part Number1 | Type | Package | Speed (MHz) | TA ² |
|---------|-------------------|------------------------|-----------------------------|-------------|-----------------|
| 4M x 18 | GS8672T20BE-550 | SigmaDDR-II+ B2 ECCRAM | 165-bump BGA | 550 | C |
| 4M x 18 | GS8672T20BE-500 | SigmaDDR-II+ B2 ECCRAM | 165-bump BGA | 500 | C |
| 4M x 18 | GS8672T20BE-450 | SigmaDDR-II+ B2 ECCRAM | 165-bump BGA | 450 | C |
| 4M x 18 | GS8672T20BE-400 | SigmaDDR-II+ B2 ECCRAM | 165-bump BGA | 400 | C |
| 4M x 18 | GS8672T20BE-550I | SigmaDDR-II+ B2 ECCRAM | 165-bump BGA | 550 | I |
| 4M x 18 | GS8672T20BE-500I | SigmaDDR-II+ B2 ECCRAM | 165-bump BGA | 500 | I |
| 4M x 18 | GS8672T20BE-450I | SigmaDDR-II+ B2 ECCRAM | 165-bump BGA | 450 | I |
| 4M x 18 | GS8672T20BE-400I | SigmaDDR-II+ B2 ECCRAM | 165-bump BGA | 400 | I |
| 2M x 36 | GS8672T38BE-550 | SigmaDDR-II+ B2 ECCRAM | 165-bump BGA | 550 | C |
| 2M x 36 | GS8672T38BE-500 | SigmaDDR-II+ B2 ECCRAM | 165-bump BGA | 500 | C |
| 2M x 36 | GS8672T38BE-450 | SigmaDDR-II+ B2 ECCRAM | 165-bump BGA | 450 | C |
| 2M x 36 | GS8672T38BE-400 | SigmaDDR-II+ B2 ECCRAM | 165-bump BGA | 400 | C |
| 2M x 36 | GS8672T38BE-550I | SigmaDDR-II+ B2 ECCRAM | 165-bump BGA | 550 | I |
| 2M x 36 | GS8672T38BE-500I | SigmaDDR-II+ B2 ECCRAM | 165-bump BGA | 500 | I |
| 2M x 36 | GS8672T38BE-450I | SigmaDDR-II+ B2 ECCRAM | 165-bump BGA | 450 | I |
| 2M x 36 | GS8672T38BE-400I | SigmaDDR-II+ B2 ECCRAM | 165-bump BGA | 400 | I |
| 4M x 18 | GS8672T20BGE-550 | SigmaDDR-II+ B2 ECCRAM | RoHS-compliant 165-bump BGA | 550 | C |
| 4M x 18 | GS8672T20BGE-500 | SigmaDDR-II+ B2 ECCRAM | RoHS-compliant 165-bump BGA | 500 | C |
| 4M x 18 | GS8672T20BGE-450 | SigmaDDR-II+ B2 ECCRAM | RoHS-compliant 165-bump BGA | 450 | C |
| 4M x 18 | GS8672T20BGE-400 | SigmaDDR-II+ B2 ECCRAM | RoHS-compliant 165-bump BGA | 400 | C |
| 4M x 18 | GS8672T20BGE-550I | SigmaDDR-II+ B2 ECCRAM | RoHS-compliant 165-bump BGA | 550 | I |
| 4M x 18 | GS8672T20BGE-500I | SigmaDDR-II+ B2 ECCRAM | RoHS-compliant 165-bump BGA | 500 | I |
| 4M x 18 | GS8672T20BGE-450I | SigmaDDR-II+ B2 ECCRAM | RoHS-compliant 165-bump BGA | 450 | I |
| 4M x 18 | GS8672T20BGE-400I | SigmaDDR-II+ B2 ECCRAM | RoHS-compliant 165-bump BGA | 400 | I |
| 2M x 36 | GS8672T38BGE-550 | SigmaDDR-II+ B2 ECCRAM | RoHS-compliant 165-bump BGA | 550 | C |
| 2M x 36 | GS8672T38BGE-500 | SigmaDDR-II+ B2 ECCRAM | RoHS-compliant 165-bump BGA | 500 | C |
| 2M x 36 | GS8672T38BGE-450 | SigmaDDR-II+ B2 ECCRAM | RoHS-compliant 165-bump BGA | 450 | C |
| 2M x 36 | GS8672T38BGE-400 | SigmaDDR-II+ B2 ECCRAM | RoHS-compliant 165-bump BGA | 400 | C |
| 2M x 36 | GS8672T38BGE-550I | SigmaDDR-II+ B2 ECCRAM | RoHS-compliant 165-bump BGA | 550 | I |
| 2M x 36 | GS8672T38BGE-500I | SigmaDDR-II+ B2 ECCRAM | RoHS-compliant 165-bump BGA | 500 | I |
| 2M x 36 | GS8672T38BGE-450I | SigmaDDR-II+ B2 ECCRAM | RoHS-compliant 165-bump BGA | 450 | I |
| 2M x 36 | GS8672T38BGE-400I | SigmaDDR-II+ B2 ECCRAM | RoHS-compliant 165-bump BGA | 400 | I |

Notes:

1. For Tape and Reel add the character "T" to the end of the part number. Example: GS8672TxxBE-500T.
2. C = Commercial Temperature Range. I = Industrial Temperature Range.