## **HCPL-4504/J454/0454, HCNW4504** High CMR, High Speed Optocouplers



# **Data Sheet**

**Lead (Pb) Free RoHS 6 fully compliant** RoHS 6 fully compliant options available; -xxxE denotes a lead-free product

## **Description**

The HCPL-4504 and HCPL-0454 contain a GaAsP LED while the HCPL-J454 and HCNW4504 contain an AlGaAs LED. The LED is optically coupled to an integrated high gain photo detector.

The HCPL-4504 series has short propagation delays and high CTR. The HCPL-4504 series also has a guaranteed propagation delay difference (t<sub>PLH</sub>-t<sub>PHL</sub>). These features make the HCPL-4504 series an excellent solution to IPM inverter dead time and other switching problems. The CTR, propagation delay, and CMR are specified both for TTL and IPM conditions which are provided for ease of application. These single channel, diode-transistor optocouplers are available in 8-Pin DIP, SO-8, and Widebody package configurations. An insulating layer between a LED and an integrated photodetector provide electrical insulation between input and output. Separate connections for the photodiode bias and output-transistor collector increase the speed up to a hundred times that of a conventional phototransistor coupler by reducing the base collector capacitance.

## **Functional Diagram**



A 0.1 µF bypass capacitor between pins 5 and 8 is recommended.

## **Schematic**



## **Features**

- Short propagation delays for TTL and IPM applications
- 15 kV/µs minimum Common Mode Transient immunity at  $V_{CM}$  = 1500 V for TTL/load drive
- High CTR at  $T_A = 25^{\circ}C$  >25% for HCPL-4504/0454 >23% for HCNW4504 >19% for HCPL-J454
- Electrical specifications for common IPM applications
- TTL compatible
- Open collector output
- Safety approval: UL recognized
	- 3750 V rms/1min. for HCPL-4504/0454/J454
	- 5000 V rms/1min. for HCPL-4504 Option 020 and HCNW4504

#### CSA approved

IEC/EN/DIN EN 60747-5-2 approved

- $-V<sub>ION</sub> = 560 Vpeak$  for HCPL-0454 Option 060
- $-V<sub>ION</sub> = 630 Vpeak for HCPL-4504 Option 060$
- $-V<sub>IONM</sub> = 891 Vpeak for HCPL-J454$
- $-V_{IORM}$  = 1414 Vpeak for HCNW4504

## **Applications**

- Inverter circuits and Intelligent Power Module (IPM) interfacing: High Common Mode Transient immunity ( $> 10$  kV/ $\mu$ s for an IPM load/drive) and  $(t_{PIH} - t_{PHL})$ Specified (see Power Inverter Dead Time section)
- Line receivers: Short propagation delays and low input-output capacitance
- High speed logic ground isolation: TTL/TTL, TTL/ CMOS, TTL/LSTTL
- Replaces pulse transformers: Save board space and weight
- Analog signal ground isolation: Integrated photodetector provides improved linearity over phototransistors

*CAUTION: It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation which may be induced by ESD.*

## **Ordering Information**

HCPL-0454, HCPL-4504 and HCPL-J454 are UL Recognized with 3750 Vrms for 1 minute per UL1577. HCNW4504 is UL Recognized with 5000 Vrms for 1 minute per UL1577. HCPL-0454, HCPL-4504, HCPL-J454 and HCNW4504 are approved under CSA Component Acceptance Notice #5, File CA 88324.



To order, choose a part number from the part number column and combine with the desired option from the option column to form an order entry.

Example 1:

HCPL-4504-560E to order product of 300 mil DIP Gull Wing Surface Mount package in Tape and Reel packaging with IEC/EN/DIN EN 60747-5-2 Safety Approval and RoHS compliant.

## Example 2:

HCPL-4504 to order product of 300 mil DIP package in Tube packaging and non RoHS compliant.

Option datasheets are available. Contact your Avago sales representative or authorized distributor for information. Remarks: The notation '#XXX' is used for existing products, while (new) products launched since July 15, 2001 and RoHS compliant will use '–XXXE.'

## **Package Outline Drawings HCPL-4504 Outline Drawing**



#### **HCPL-4504 Gull Wing Surface Mount Option 300 Outline Drawing**



## **Package Outline Drawings HCPL-J454 Outline Drawing**





**DIMENSIONS IN MILLIMETERS AND (INCHES). OPTION NUMBERS 300 AND 500 NOT MARKED.**

**NOTE: FLOATING LEAD PROTRUSION IS 0.5 mm (20 mils) MAX.**

#### **HCPL-J454 Gull Wing Surface Mount Option 300 Outline Drawing**



#### **HCPL-J454-400E/600E Widelead Gullwing Surface Mount Outline Drawing**





**DIMENSIONS IN [MILLIMETERS] INCHES OPTION NUMBERS 400 AND 600 NOT MARKED. NOTE: FLOATING LEAD PROTRUSION IS 0.5 mm (20 mils) MAX.**

#### **HCPL-0454 Outline Drawing (8-Pin Small Outline Package)**



**LEAD COPLANARITY = 0.10 mm (0.004 INCHES) MAX.**

**NOTE: FLOATING LEAD PROTRUSION IS 0.15 mm (6 mils) MAX.**

#### **HCNW4504 Outline Drawing (8-Pin Widebody Package)**



#### **HCNW4504 Gull Wing Surface Mount Option 300 Outline Drawing**



#### **Solder Reflow Temperature Profile**



**NOTE: NON-HALIDEFLUX SHOULD BE USED.**

**Recommended Pb-Free IR Profile**



**THETIMEFROM25** °**Cto PEAK TEMPERATURE = 8MINUTESMAX.**  $T_{\text{smax}} = 200 \text{ °C}$ ,  $T_{\text{smin}} = 150 \text{ °C}$ 

**NOTE: NON-HALIDEFLUX SHOULD BE USED.**

**\* RECOMMENDED PEAK TEMPERATUREFORWIDEBODY 400mils PACKAGEIS 245** °**C**

#### **Regulatory Information**

The devices contained in this data sheet have been approved by the following agencies:



#### **Insulation and Safety Related Specifications**



All Avago data sheets report the creepage and clearance inherent to the optocoupler component itself. These dimensions are needed as a starting point for the equipment designer when determining the circuit insulation requirements.

However, once mounted on a printed circuit board, minimum creepage and clearance requirements must be met as specified for individual equipment standards. For creepage, the shortest distance path along the surface of a printed circuit board between the solder fillets of the input and output leads must be considered. There are recommended techniques such as grooves and ribs which may be used on a printed circuit board to achieve desired creepage and clearances. Creepage and clearance distances will also change depending on factors such as pollution degree and insulation level.

#### **IEC/EN/DIN EN 60747-5-2 Insulation Related Characteristics**



\*Refer to the optocoupler section of the Designer's Catalog, under regulatory information (IEC/EN/DIN EN 60747-5-2) for a detailed description of Method a and Method b partial discharge test profiles.

NOTE: These optocouplers are suitable for "safe electrical isolation" only within the safety limit data. Maintenance of the safety data shall be ensured by means of protective circuits.

NOTE: Insulation Characteristics are per IEC/EN/DIN EN 60747-5-2.

NOTE: Surface mount classification is Class A in accordance with CECC 00802.

## **Absolute Maximum Ratings**



## **Electrical Specifications (DC)**

Over recommended temperature ( $T_A = 0^\circ C$  to 70°C) unless otherwise specified. See note 12.



\*All typicals at  $T_A = 25$ °C.



## **AC Switching Specifications**

Over recommended temperature ( $T_A = 0^\circ C$  to 70°C) unless otherwise specified.

\*All typicals at  $T_A = 25$ °C.

#### **Package Characteristics**

Over recommended temperature ( $T_A = 0^\circ C$  to 25°C) unless otherwise specified.



All typicals at  $T<sub>A</sub> = 25$ °C..

†The Input-Output Momentary Withstand Voltage is a dielectric voltage rating that should not be interpreted as an input-output continuous voltage rating. For the continuous voltage rating refer to the IEC/EN/DIN EN 60747-5-2 Insulation Related Characteristics Table (if applicable), your equipment level safety specification or Avago Application Note 1074 entitled "Optocoupler Input-Output Endurance Voltage."

#### **Notes:**

- 1. Derate linearly above 70°C free-air temperature at a rate of 0.8 mA/°C (8-Pin DIP). Derate linearly above 85°C free-air temperature at a rate of 0.5 mA/°C (SO-8).
- 2. Derate linearly above 70°C free-air temperature at a rate of 1.6 mA/°C (8-Pin DIP).
- Derate linearly above 85°C free-air temperature at a rate of 1.0 mA/°C (SO-8).
- 3. Derate linearly above 70°C free-air temperature at a rate of 0.9 mW/°C (8-Pin DIP).
- Derate linearly above 85°C free-air temperature at a rate of 1.1 mW/°C (SO-8).
- 4. Derate linearly above 70°C free-air temperature at a rate of 2.0 mW/°C (8-Pin DIP).
- Derate linearly above 85°C free-air temperature at a rate of 2.3 mW/°C (SO-8).
- 5. CURRENT TRANSFER RATIO in percent is defined as the ratio of output collector current,  $I_0$ , to the forward LED input current,  $I_F$ , times 100.
- 6. Device considered a two-terminal device: Pins 1, 2, 3, and 4 shorted together and Pins 5, 6, 7, and 8 shorted together.
- 7. Under TTL load and drive conditions: Common mode transient immunity in a Logic High level is the maximum tolerable (positive) dV<sub>CM</sub>/dt on the leading edge of the common mode pulse, V<sub>CM</sub>, to assure that the output will remain in a Logic High state (i.e., V<sub>O</sub> > 2.0 V). Common mode transient immunity in a Logic Low level is the maximum tolerable (negative) dV<sub>CM</sub>/dt on the trailing edge of the common mode pulse signal,  $V_{CM}$ , to assure that the output will remain in a Logic Low state (i.e.,  $V_{O}$  < 0.8 V).
- 8. Under IPM (Intelligent Power Module) load and LED drive conditions: Common mode transient immunity in a Logic High level is the maximum tolerable dV<sub>CM</sub>/dt on the leading edge of the common mode pulse, V<sub>CM</sub>, to assure that the output will remain in a Logic High state (i.e., V<sub>O</sub> > 3.0 V). Common mode transient immunity in a Logic Low level is the maximum tolerable dV<sub>CM</sub>/dt on the trailing edge of the common mode pulse signal, V<sub>CM</sub>, to assure that the output will remain in a Logic Low state (i.e., V<sub>O</sub> < 1.0V).
- 9. The 1.9 kΩ load represents 1 TTL unit load of 1.6 mA and the 5.6 kΩ pull-up resistor.
- 10. The R<sub>L</sub> = 20 kΩ, C<sub>L</sub> = 100 pF load represents an IPM (Intelligent Power Module) load.
- 11. See Option 020 data sheet for more information.
- 12. Use of a 0.1 µF bypass capacitor connected between Pins 5 and 8 is recommended.
- 13. In accordance with UL 1577, each optocoupler is proof tested by applying an insulation test voltage ≥4500 V rms for 1 second (leakage detection current limit,  $I_{i-0} \leq 5 \mu A$ ).
- 14. In accordance with UL 1577, each optocoupler is proof tested by applying an insulation test voltage ≥4500 V rms for 1 second (leakage detection current limit,  $I_{i-0} \leq 5 \mu A$ ).
- 15. In accordance with UL 1577, each optocoupler is proof tested by applying an insulation test voltage ≥6000 V rms for 1 second (leakage detection current limit,  $I_{i-0} \leq 5 \mu A$ ).
- 16. This test is performed before the 100% Production test shown in the VDE 0884 Insulation Related Characteristics Table, if applicable.
- 17. The difference between t<sub>PLH</sub> and t<sub>PHI</sub> between any two devices (same part number) under the same test condition. (See Power Inverter Dead Time and Propagation Delay Specifications section.)







**Figure 1. DC and pulsed transfer characteristics.**







**Figure 2. Current transfer ratio vs. input current.**





**Figure 3. Input current vs. forward voltage.**







o V<sub>CC</sub>

**Figure 4. Current transfer ratio vs. temperature.**



**Figure 5. Logic high output current vs. temperature.**







**Figure 7. Test circuit for transient immunity and typical waveforms.**



**1**



**8**





**Figure 8. Propagation delay time vs. temperature.**

**Figure 9. Propagation delay time vs. load resistance.**





**Figure 11. Propagation delay time vs. temperature.**



**Figure 10. Propagation delay time vs. load resistance.**



**Figure 12. Propagation delay time vs. load resistance.**



**1.2**  $T_A = 25^\circ C$ **1.1 RL = 20 k**Ω tp-PROPAGATION DELAY-us **tp – PROPAGATION DELAY – µs 1.0 CL = 100 pF V THHL = 1.5 V 0.9 V THLH = 2.0 V0.8 50% DUTY CYCLE tPLH 0.7 0.6 0.5 tPHL 0.4 I F = 10 mA 0.3 I F = 16 mA**  $0.2\frac{1}{10}$ **10 11 12 13 14 15 16 17 18 19 20 V<sub>CC</sub> – SUPPLY VOLTAGE – V** 

**Figure 13. Propagation delay time vs. load capacitance.**

**Figure 14. Propagation delay time vs. supply voltage.**



**Figure 15. Thermal derating curve, dependence of safety limiting valve with case temperature per IEC/EN/DIN EN 60747-5-2.**



**Figure 16. Typical power inverter.**



**Figure 17. LED delay and dead time diagram.**

## **Power Inverter Dead Time and Propagation Delay Specifications**

The HCPL-4504/0454/J454 and HCNW4504 include a specification intended to help designers minimize "dead time" in their power inverter designs. The new "propagation delay difference" specification  $(t_{PLH} - t_{PHL})$  is useful for determining not only how much optocoupler switching delay is needed to prevent "shoot-through" current, but also for determining the best achievable worst-case dead time for a given design.

When inverter power transistors switch (Q1 and Q2 in Figure 17), it is essential that they never conduct at the same time. Extremely large currents will flow if there is any overlap in their conduction during switching transitions, potentially damaging the transistors and even the surrounding circuitry. This "shoot-through" current is eliminated by delaying the turn-on of one transistor (Q2) long enough to ensure that the opposing transistor (Q1) has completely turned off. This delay introduces a small amount of "dead time" at the output of the inverter during which both transistors are off during switching transitions. Minimizing this dead time is an important design goal for an inverter designer.

The amount of turn-on delay needed depends on the propagation delay characteristics of the optocoupler, as well as the characteristics of the transistor base/gate drive circuit. Considering only the delay characteristics of the optocoupler (the characteristics of the base/gate drive circuit can be analyzed in the same way), it is important to know the minimum and maximum turn-on  $(t_{PHL})$  and turnoff  $(t_{PLH})$  propagation delay specifications, preferably over the desired operating temperature range. The importance of these specifications is illustrated in Figure 17. The waveforms labeled "LED1", "LED2", "OUT1", and "OUT2" are the input and output voltages of the optocoupler circuits driving Q1 and Q2 respectively. Most inverters are designed such that the power transistor turns on when the optocoupler LED turns on; this ensures that both power transistors will be off in the event of a power loss in the control circuit. Inverters can also be designed such that the power transistor turns off when the optocoupler LED turns on; this type of design, however, requires additional fail-safe circuitry to turn off the power transistor if an over-current condition is detected. The timing illustrated in Figure 17 assumes that the power transistor turns on when the optocoupler LED turns on.