A BROADCOM®

Data Sheet

HCPL-M454

Ultra High CMR, Small Outline, 5 Lead, High Speed Optocoupler

Description

The Broadcom® HCPL-M454 is similar to Broadcom's other high speed transistor output optocouplers, but with shorter propagation delays and higher CTR. The HCPL-M454 also has a guaranteed propagation delay difference $(t_{PIH} - t_{PHL})$. These features make the HCPL-M454 an excellent solu tion to IPM inverter dead time and other switching problems.

The HCPL-M454 CTR, propagation delays, and CMR are specified both for TTL load and drive conditions and for IPM (Intelligent Power Module) load and drive conditions. specifications, and typical performance plots for both TTL and IPM conditions are provided for ease of application.

This diode-transistor optocoupler uses an insulating layer between the light emitting diode and an integrated photon detector to provide electrical insulation between input and output. Separate connections for the photo-diode bias and output transistor collector increase the speed up to a hundred times over that of a conventional photo-transistor coupler by reducing the base-collector capacitance.

Applications

- **Inverter Circuits and Intelligent Power Module** (IPM) Interfacing: Shorter propagation delays and guaranteed (t_{PLH} – t_{PHL}) specifications. (See Power [Inverter Dead Time and Propagation Delay](#page-12-0) [Specifications.](#page-12-0))
- High speed logic ground isolation: TTL/TTL, TTL/LTTL, TTL/CMOS, TTL/LSTTL
- Line Receivers: High common mode transient immunity (>15 kV/µs for a TTL load/drive) and low input-output capacitance (0.6 pF)
- Replace pulse transformers: ave board space and weight
- Analog signal ground isolation: Integrated photon detector provides improved linearity over phototransistors

Features

- Function compatible with HCPL-4504
- Surface mountable
- Very small, low profile JEDEC registered package outline
- Compatible with infrared vapor phase reflow and wave soldering processes
- Short propagation delays for TTLand IPM applications
- **•** Very high common mode transient immunity: Guaranteed 15 kV/ μ s at V_{CM} = 1500V
- High CTR: >25% at 25°C
- Guaranteed specifications for common IPM applications
- **TTL compatible**

Guaranteed ac and dc performance over temperature: 0°C to 70°C

■ Open collector output

Safety approval:

UL Recognized 3750 Vac / 1 min. per UL 1577 IEC/EN/DIN EN 60747-5-2 Approved V_{IORM} = 560 Vpeak for Option 060. CSA

Approved

Lead free option "-000E"

CAUTION! The small junction sizes inherent to the design of this bipolar component increase the component's susceptibility to damage from electrostatic discharge (ESD). Take normal static precautions in handling and assembly of this component to prevent damage and/or degradation which may be induced by ESD.

Outline Drawing (JEDEC MO-155)

NOTE: FLOATING LEAD PROTRUSION IS 0.15 mm (6 mils) MAX.

Ordering Information

HCPL-M454 is UL Recognized with 3750 Vrms for 1 minute per UL1577.

Option

To order, choose a part number from the part number column and combine with the desired option from the option column to form an order entry.

Example 1:

HCPL-M454-560E to order product of SO-5 Surface Mount package in Tape and Reel packaging with IEC/EN/DIN EN 60747-5-2 Safety Approval and RoHS compliant.

Example 2:

HCPL-M454 to order product of SO-5 Surface Mount package in Tube packaging and non-RoHS compliant. Option data sheets are available. Contact your Broadcom sales representative or authorized distributor for information.

NOTE: The notation '#XXX' is used for existing products, while (new) products launched since July 15, 2001 and RoHS compliant use '-XXXE.'

Absolute Maximum Ratings

No derating is required up to 85°C.

a. Derate linearly above 70°C free-air temperature at a rate of 0.8 mA/°C.

b. Derate linearly above 70°C free-air temperature at a rate of 1.6mA/°C

c. Derate linearly above 70°C free-air temperature at a rate of 0.9 mA/°C

d. Derate linearly above 70°C free-air temperature at a rate of 2.0 mA/°C.

Solder Reflow Thermal Profile

NOTE: Non-halide flux should be used.

Recommended Pb-Free IR Profile

NOTES:

THE TIME FROM 25 °C to PEAK TEMPERATURE = 8 MINUTES MAX. $T_{\text{smax}} = 200 \text{ °C}, T_{\text{smin}} = 150 \text{ °C}$

Schematic Land Pattern Recommendation

DIMENSION IN MILLIMETERS (INCHES)

Insulation Related Specifications

DC Electrical Specifications

Over recommended temperature ($T_A = 0^\circ \text{C}$ to 70°C) unless otherwise specified.

NOTE: Use of a 0.1-µF bypass capacitor connected between pins 4 and 6 is recommended.

a. CURRENT TRANSFER RATIO in percent is defined as the ratio of output collector current (I_O) , to the forward LED input current (I_F) , times 100.

b. Use of a 0.1 µF bypass capacitor connected between pins 4 and 6 is recommended.

c. Device considered a two-terminal device: Pins 1 and 3 shorted together and Pins 4, 5 and 6 shorted together.

d. In accordance with UL 1577, each optocoupler is proof tested by applying an insulation test voltage ≥ 4500 V_{RMS} for 1 second (leakage detection current limit, $I_{i-e} \leq 5 \mu A$).

Switching Specifications

Over recommended temperature ($T_A = 0^\circ \text{C}$ to 70°C) unless otherwise specified.

a. The 1.9 kΩ load represents 1 TTL unit load of 1.6 mA and the 5.6 kΩ pull-up resistor.

b. The R_L = 20 kΩ, C_L = 100 pF load represents an IPM (Intelligent Power Mode) load.

c. The difference between t_{PLH} and t_{PHL}, between any two HCPL-M454 parts under the same test condition. (See the Power Inverter Dead Time [and Propagation Delay Specifications\)](#page-12-0).

- d. Under TTL load and drive conditions: Common mode transient immunity in a Logic High level is the maximum tolerable (positive) dV_{CM}/dt on the leading edge of the common mode pulse, V_{CM}, to assure that the output will remain in a Logic High state (that is, V_O > 2.0V). Common mode transient immunity in a Logic Low level is the maximum tolerable (negative) dV_{CM}/dt on the trailing edge of the common mode pulse signal, V_{CM} , to assure that the output will remain in a Logic Low state (that is, V_{Ω} < 0.8V).
- e. Under IPM (Intelligent Power Module) load and LED drive conditions: Common mode transient immunity in a Logic High level is the maximum tolerable dV_{CM} /dt on the leading edge of the common mode pulse, V_{CM}, to assure that the output will remain in a Logic High state (that is, V_O > 3.0V). Common mode transient immunity in a Logic Low level is the maximum tolerable dV_{CM}/dt on the trailing edge of the common mode pulse signal, V_{CM}, to assure that the output will remain in a Logic Low state (that is, V_O < 1.0V).

Figure 5: Logic High Output Current vs. Temperature

Figure 3: Input Current vs. Forward Voltage **Figure 4: Current Transfer Ratio vs. Temperature**

Figure 7: Test Circuit for Transient Immunity and Typical Waveforms

Figure 10: Propagation Delay Time vs. Load Resistance Figure 11: Propagation Delay Time vs. Temperature

Figure 8: Propagation Delay Time vs. Temperature Figure 9: Propagation Delay Time vs. Load Resistance

Figure 14: Propagation Delay Time vs. Supply Voltage

Figure 12: Propagation Delay Time vs. Load Resistance Figure 13: Propagation Delay Time vs. Load Capacitance

Figure 15: Typical Power Inverter

Figure 16: LED Delay and Dead Time Diagram

Power Inverter Dead Time and Propagation Delay Specifications

The HCPL-M454 includes a specification intended to help designers minimize "dead time" in their power inverter designs. The new "propagation delay difference" specification ($t_{PLH} - t_{PHL}$) is useful for determining not only how much optocoupler switching delay is needed to prevent "shoot-through" current, but also for determining the best achievable worst-case dead time for a given design.

When inverter power transistors switch (Q1 and Q2 in [Figure 15](#page-11-0)), it is essential that they never conduct at the same time. Extremely large currents will flow if there is any overlap in their conduction during switching transitions, potentially damaging the transistor and even the surrounding circuitry. This "shoot-through" current is eliminated by delaying the turn-on of one transistor (Q2) long enough to ensure that the opposing transistor (Q1) has completely turned off. This delay introduces a small amount of "dead time" at the output of the inverter during which both transistors are off during switching transitions. Minimizing this dead time is an important design goal for an inverter designer.

The amount of turn-on delay needed depends on the propagation delay characteristics of the optocoupler, as well as the characteristics of the transistor base/gate drive circuit. Considering only the delay characteristics of the optocoupler (the characteristics of the base/gate drive circuit can be analyzed in the same way), it is important to know the minimum and maximum turn-on (t_{PHI}) and turn-off (t_{PLH}) propagation delay specifications, preferably over the desired operating temperature range. The importance of these specifications is illustrated in [Figure 16](#page-11-1). The waveforms labeled "LED1", "LED2", "OUT1", and "OUT2" are the input and output voltages of the optocoupler circuits driving Q1 and Q2 respectively. Most inverters are designed such that the power transistor turns on when the optocoupler LED turns on; this ensures that both power transistors will be off in the event of a power loss in the control circuit. Inverters can also be designed such that the power transistor turns off when the optocoupler LED turns on; this type of design, however, requires additional fail-safe circuitry to turn off the power transistor if an over-current condition is detected. The timing illustrated in [Figure 16](#page-11-1) assumes that the power transistor turns on when the optocoupler LED turns on.

The LED signal to turn on Q2 should be delayed enough so that an optocoupler with the very fastest turn-on propagation delay (t_{PHI} min) will never turn on before an optocoupler with the very slowest turn-off propagation delay (t_{PLHmax}) turns off. To ensure this, the turn-on of the optocoupler should be delayed by an amount no less than $(t_{PLHmax} - t_{PHLmin})$, which also happens to be the maximum data sheet value for the propagation delay difference specification, $(t_{PI H} - t_{PHL})$. The HCP-M454 specifies a maximum ($t_{PI H}$ – t_{PH}) of 1.3 µs over an operating temperature range of 0°C to 70°C.

Although $(t_{PLH} - t_{PHL})_{max}$ tells the designer how much delay is needed to prevent shoot-through current, it is insufficient to tell the designer how much dead time a design will have. Assuming that the optocoupler turn-on delay is exactly equal to $(t_{PLH} - t_{PHL)max}$, the minimum dead time is zero (that is, there is zero time between the turn-off of the very slowest optocoupler and the turn-on of the very fastest optocoupler).

Calculating the maximum dead time is slightly more complicated. Assuming that the LED turn-on delay is still exactly equal to $(t_{PI H} - t_{PH})_{max}$, it can be seen in [Figure 16](#page-11-1) that the maximum dead time is the sum of the maximum difference in turn-on delay plus the maximum difference in turn-off delay,

 $[(t_{\rm PLHmax}-t_{\rm PLHmin}) + (t_{\rm PHLmax}-t_{\rm PHLmin})],$

This expression can be rearranged to obtain

 $[(t_{PI\ Hmax}-t_{PHL\ min}) - (t_{PHL\ min}-t_{PHL\ max})],$

and further rearranged to obtain

 $[(t_{PIH} - t_{PHL})_{max} - (t_{PIH} - t_{PHL})_{min}],$

which is the maximum minus the minimum data sheet values of $(t_{PLH} - t_{PHL})$. The difference between the maximum and minimum values depends directly on the total spread of propagation delays and sets the limit on how good the worst-case dead time can be for a given design. Therefore, optocouplers with tight propagation delay specifications (and not just shorter delays or lower pulsewidth distortion) can achieve short dead times in power inverters. The HCPL-M454 specifies a minimum (t_{PIH} – t_{PHI}) of –0.7 µs over an operating temperature range of 0°C to 70°C, resulting in a maximum dead time of 2.0 µs when the LED turn-on delay is equal to $(t_{PI H} - t_{PHI})_{max}$, or 1.3 µs. It is important to maintain accurate LED turn-on delays because delays shorter than (t_{PLH} – t_{PHL})_{max} may allow shoot-through currents, while longer delays will increase the worst-case dead time.