




## ESD protection and signal booster for HDMI sink control stage interface



WLCSP (10 bumps) package

#### **Features**

- For HDMI 1.4, 2.0 & 2.1 application, operating temperature from -40 to 85 °C
- 8 kV contact ESD protection on connector side (IEC 61000-4-2 level 4)
- Supports direct connection to low-voltage HDMI ASIC (down to 1.8 V)
- High integration level in 1 package
- DDC capacitive decoupling between ASIC and HDMI connector and dynamic pull-up for long cable driving
- Enable function to sense 5V power supply presence from HDMI connector and to switch off for power consumption optimization
- · Backdrive protection on DDC bus
- Proposed in 500 µm pitch WLCSP package 10 bumps for easy PCB layout

#### Benefits

- Minimal PCB footprint in tablet, set top box, game console and other consumer application
- · Protection of ultra-sensitive HDMI ASICs
- Power consumption optimization thanks to Enable function
- Improved HDMI interface ruggedness and user experience
- Long and/or poor quality cable support with dynamic pull-up on DDC bus

#### Complies with the following standards

- Dedicated for HDMI 1.4, 2.0 and 2.1 version
- IEC 61000-4-2 level 4
- JESD22-A114D level 2

Product status link

HDMI2C2-5F2

HDMI logo and High-Definition Multimedia Interface are trademarks or registered trademarks of HDMI Licensing LLC.

#### **Applications**

Consumer and computer electronics HDMI Sink device such as:

- · Tablet and smartphone
- · HD set-top boxes
- Game console
- DVD and Blu-Ray Disk systems
- Notebook
- · PC graphic cards

#### **Description**

The HDMI2C2-5F2 is an integrated ESD protection and signal conditioning device for control links of HDMI transmitters (sink).

This device is a simple solution that provides HDMI designers with an easy and fast way to reach full compliance with the stringent HDMI CTS on a wide temperature range.



## 1 Functional description

The HDMI2C2-5F2 is a fully integrated ESD protection and signal conditioning device for control stage of HDMI receivers (sink).

The component offers two bidirectional buffers, integrating signal conditioning dynamic pull-up on DDC bus for maximum system robustness and signal integrity. These buffers embed also a protection to prevent from connector backdrive current from connector.

ENABLE IC function is available to sense 5 V power supply presence from HDMI connector.

On top of 5 V sensing, Enable IC can be used to switch off our device even if 5V IN is present.

All these features are provided in a single 10 bumps WLCSP package featuring natural PCB routing, cost optimization and saving space on the board.

The HDMI2C2-5F2 is a simple solution that provides HDMI designers with an easy and fast way to reach full compliance with the stringent HDMI CTS on a wide temperature range. STMicroelectronics proposes also a large range of High Speed ESD protections and common mode filter (ECMF series) dedicated to the TMDS lanes giving the flexibility to the designer to filter and protect these (high speed video link against ESD strikes and EMC issues.




Figure 1. Pin configuration (bump side)

DS12666 - Rev 2 page 2/18



### 2 Application infomation

### 2.1 DDC bus description

The DDC bus is described in the HDMI standards as the display data channel. The topology corresponds to an I2C bus that must be compliant with the I2C bus specification UM10204 revision 5 (October 2012). The DDC bus is made of 2 lines; data line (SDA) and clock line (SCL). It is used to create a point to point communication link from the source to the sink. EEDID and HDCP protocols are especially flowing through this link, making this I2C communication channel a key element in the HDMI application.

The DDC block integrated in the HDMI2C2-5F2 allows a bidirectional communication between the cable and the ASIC. It is fully compliant with the HDMI 2.0 standard (I2C bus specification) and its CTS, and with the I2C bus specification version 2.1. It is shifting the 5 V voltage from the cable  $(V_{5V\_IN})$  down to the ASIC voltage level  $(V_{DD\_IC})$  that can be as low as 1.8 V.

The Figure 2. DDC buffer functional diagram (SCL and SDA lines) shows the functional diagram of the DDC block integrated in the HDMI2C2-5F2 device.




Figure 2. DDC buffer functional diagram (SCL and SDA lines)

ENABLE\_IC function is available to sense 5 V power supply presence from HDMI connector and to disable DDC block. The DDC outputs (SCL and SDA on cable side) integrate a protection against ESD which is compliant with IEC61000-4-2 standard, level 4 (8 kV contact).

The Figure 3 illustrates the electrical parameter of the DDC block specified by the Table 6.

DS12666 - Rev 2 page 3/18




Figure 3. Simplified view of the electrical parameters of the DDC block

Capacitance measured at the HDMI connector output is equal to the sum of HDMI2C2-5F2 capacitance plus bus capacitance between HDMI2C2-5F2 and HDMI connector output. Thanks to the internal structure of the integrated DDC block, measured capacitance is equal to the input capacitance and then independent from the IC actual capacitance. For compliance test, capacitance on DDC bus must be measured with HDMI2C2-5F2 powered on.

The HDMI standard specifies that the max capacitance of the cable can reach up to 700 pF. Knowing that the max capacitance of the source input can reach up to 50 pF, this means that the I2C buffer must be able to drive a load capacitance up to 750 pF. On the other hand, the I2C standard specifies a maximum rise time (30%-70%) of the signal must be lower than 1 µs in order to keep the signal integrity. Taking into account the max cable capacitance of 750 pF, it is not possible to guarantee a rise time lower than 1µs in worst case.


Therefore, a dynamic pull-up has been integrated at the output of SDA and SCL lines and synchronized with the I2C driver. This signal booster accelerates for a short period the charging time of the equivalent cable capacitance, allowing driving any HDMI cable.

The Figure 4. Benefit of the dynamic pull-up on the DDC bus illustrates the benefit of the dynamic pull-up integrated in the HDMI2C2-5F2 device.

DS12666 - Rev 2 page 4/18



Figure 4. Benefit of the dynamic pull-up on the DDC bus



In order to activate the DDC bus, following conditions must be respected:  $V_{5V\_IN}$  must be higher than the  $V_{5V\_ON}$  threshold (see Table 3. Absolute maximum ratings (limiting values)), ENABLE\_IC input must be set to a high level and all inputs and outputs (SDA, SCL, SDA\_IC, SCL\_IC) must be set to a high level at the same time.

The DDC outputs (SCL and SDA on cable side) integrate a protection against ESD which is compliant with IEC61000-4-2 standard, level 4 (8 kV contact).

DS12666 - Rev 2 page 5/18



### 2.2 ENABLE\_IC description


 ${\tt ENABLE\_IC} \ \ {\tt function} \ \ {\tt is} \ \ {\tt available} \ \ {\tt to} \ \ {\tt sense} \ \ {\tt 5} \ \ {\tt V} \ \ {\tt power} \ \ {\tt supply} \ \ {\tt presence} \ \ {\tt from} \ \ {\tt HDMI} \ \ {\tt connector}.$ 

On top of 5 V sensing, Enable\_IC can be used to switch off our device even if  $5_{V\ IN}$  is present.

Following conditions are required:

- The Enable function senses the 5V\_IN power supply and provides a logic flag on the ENABLE\_IC pin:
  - ENABLE\_IC = "1"  $(V_{DD\ IC})$ :  $V_{5V\ IN} > V_{DD\ 5V\ ON}$   $(V_{DD\ 5V\ ON} = 3.8\ V (see\ Table\ 3))$
  - ENABLE\_IC = "0":  $V_{5V IN} > V_{DD 5V ON}$
- The ENABLE\_IC pin is also an enables / disables input:
  - ENABLE\_IC = "1" ( $V_{DD\_IC}$ ) :  $V_{5V\_IN} > V_{DD\_5V\_ON}$  and the circuit is enabled
  - ENABLE\_IC = forced at "0": The circuit is disabled (low quiescent) whatever V<sub>5V IN</sub>

Figure 5. Enable function: Block diagram



DS12666 - Rev 2 page 6/18



## 2.3 Backdrive protection

Thanks to the innovative switch architecture, when the ENABLE\_IC input is set at a low level, backdrive current is blocked when backdrive current is coming from DDC lines.

DS12666 - Rev 2 page 7/18



### 2.4 Application block diagrams

The Figure 6. Application block diagram shows an application block diagram proposal, with all possible options implemented. Thanks to ENABLE\_IC signal control, the designer has then the tools to optimize the power consumption of the global application with a stand-by mode.




Figure 6. Application block diagram

Table 1. External component recommendations

| Ref.          | Typical value | Comment   |
|---------------|---------------|---|
| R1, R4 and R5 | 10 kΩ         | Pull-up resistance on DDC bus, ASIC side, value selected to be compliant with I2C levels. |
| С3            | 100 nF        | Decoupling capacitance on power supplies.   |
| R2 and R3     | 47 kΩ         | Pull-up resistances on DDC bus, specified by the HDMI standard.                           |
| C2            | 1 μF          | ESD decoupling capacitance.   |

Note: SCL\_IC, SDA\_IC have to be driven with an ASIC working with open drain outputs.


DS12666 - Rev 2 page 8/18



Table 2. Pin description

| Pin | Name      | Direction | Description                       |
|-----|-----------|-----------|-----------------------------------|
| A1  | SCL       | BI        | DDC output HDMI cable side        |
| B1  | SDA       | BI        | DDC output HDMI cable side        |
| C1  | 5V_IN     | PWR       | +5 V power supply HDMI cable side |
| A2  | CEC       | BI        | CEC output HDMI cable side        |
| B2  | GND       | PWR       | Ground                            |
| C2  | HDP       | BI        | HPD input HDMI cable side         |
| A3  | SDA_IC    | BI        | DDC input ASIC side               |
| С3  | ENABLE_IC | BI        | Sensing of +5 V main power supply |
| A4  | SCL_IC    | BI        | DDC input ASIC side               |
| C4  | VDD_IC    | PWR       | HDMI ASIC power supply            |

Figure 7. Pin numbering (bump side)



DS12666 - Rev 2 page 9/18



## 3 Electrical characteristics

Table 3. Absolute maximum ratings (limiting values)

| Symbol                                  | Parameter Test conditions                                    |                   | Value             | Unit |
|---|--|-------------------|-------------------|------|
| V <sub>PP_BUS</sub>                     | ESD discharge on HDMI cable side (pins A1, B1,C1, A2 and C2) | Contact discharge | ±8 <sup>(1)</sup> | kV   |
| Abb_R02                                 | IEC 61000-4-2 level 4  | Air discharge     | ±15               | KV   |
| V <sub>PP IC</sub>                      | ESD discharge (all pins)                                     | Contact discharge | ±2                | kV   |
| A bb_lc                                 | HBM -JESD22-A114D, level 2                                   | Air discharge     | ±2                | KV   |
| T <sub>STG</sub>                        | Storage temperature range                                    |                   |                   | °C   |
| T <sub>OP</sub>                         | Operating temperature range                                  |                   |                   | °C   |
| TL                                      | Maximum lead temperature                                     |                   |                   | °C   |
| V <sub>5V_IN</sub> , V <sub>DD_IC</sub> | Supply voltages  |                   |                   | V    |
| Inputs                                  | Logical input min / max voltage range                        |                   | -0.3 to 6         | V    |

<sup>1.</sup> With a 1 μF low ESR capacitor connected to the 5V\_IN pin

Table 4. Power supply characteristics ( $T_{amb} = 25$  °C)

| Cumbal                               | Davamatav                                  | Test conditions  |      | Value |      |      |
|--------------------------------------|--|--|------|-------|------|------|
| Symbol                               | Parameter                                  |  |      | Тур.  | Max. | Unit |
| V <sub>DD_IC</sub>                   | Low-voltage supply voltage                 |  | 1.62 |       | 3.63 | V    |
| V <sub>5V_IN</sub>                   | 5 V supply voltage range                   |  | 4.7  | 5.0   | 5.3  | V    |
| V <sub>DD_5V_ON</sub> <sup>(1)</sup> | +5 V power on reset                        |  | 3.5  | 3.8   | 4.1  | V    |
| I <sub>QS_5V_IN</sub>                | Quiescent currents on V <sub>5V_IN</sub> , | $V_{DD\_IC}$ = 1.8 V, $V_{5V\_IN}$ = 5 V, idle-state on DDC links, ENABLE_IC = 1.8 V |      | 340   | 450  | μΑ   |
| I <sub>QS_IC</sub>                   | V <sub>DD_IC</sub>                         |  |      | 41    | 65   | μA   |

<sup>1.</sup> In order to activate the DDC lines, the  $V_{DD\_5V}$  has to reach the  $V_{5V\_IN}$  threshold. The inputs and outputs of the bidirectional level shifters must be set to a high level after the power-on.

Table 5. Enable electrical characteristics ( $T_{amb}$  = 25 °C,  $V_{DD_5V}$  = 5 V and  $DD_C$  = 1.8 V, unless otherwise specified)

| Symbol                                  | Parameter                               | Test conditions  |  | Value | Unit |                     |
|---|---|--|--|-------|------|---------------------|
| Symbol                                  | raiailletei                             |  |  | Тур.  | Max. | Onit                |
|   | ENABLE_IC=0 Backdrive current for       |  |  |       |      |                     |
| I <sub>LEAK</sub>                       | SDA, SCL                                | $V_{5\_IN} = 0 \text{ V}, V_{DD\_IC} = 0 \text{ V},$<br>Tested pin = 5 V |  |       | 1    | μΑ                  |
| I <sub>QS_5V_OFF</sub>                  | Quiescent currents on                   | SCL_IC, SDA_IC = V <sub>DD_IC</sub> , SDA and SCL =                      |  | 54    | 70   | μΑ                  |
| I <sub>QS_IC_OFF</sub>                  | V <sub>5V_IN</sub> , V <sub>DD_IC</sub> | $V_{5V\_IN}$ and ENABLE_IC = 0 V   |  | 4     | 8    | μΑ                  |
| V <sub>TH_EN</sub> / V <sub>DD_IC</sub> | Enable input threshold level            |  |  | 50    | 70   | %                   |
| V <sub>OL_EN_IC</sub>                   | Output low-level on Enable_IC PIN       | Current sunk by ENABLE_IC pins is 1 mA, $V_{5V\_IN}$ < $V_{DD\_5V\_ON}$  |  |       | 10   | %V <sub>DD_IC</sub> |

DS12666 - Rev 2 page 10/18




Table 6. DDC bus (SDA and SCL lines) line electrical characteristics ( $T_{amb}$  = 25 °C,  $V_{5V\_IN}$  = 5 V,  $V_{DD\_IC}$  = 1.8 V, unless otherwise specified)

| Countries I            | Barranatan                                   | Test conditions  |     | Value |       |                     |
|------------------------|--|--|-----|-------|-------|---------------------|
| Symbol                 | Parameter                                    |  |     | Тур.  | Max.  | Unit                |
| V <sub>Tup_BUS</sub>   | Upward input voltage threshold on bus side   |  |     |       | 3.5   | V                   |
| V <sub>Tdown_BUS</sub> | Downward input voltage threshold on bus side |  | 1.5 |       |       | V                   |
| V <sub>HYST_BUS</sub>  | Input hysteresis on bus side                 |  | 1.0 |       | 1.3   | V                   |
| V <sub>OL_BUS</sub>    | Output low level                             | Current sunk by SDA and SCL pin is 3 mA  |     |       | 0.35  | V                   |
| T <sub>RISE_BUS</sub>  | Output rise-time (30%-70%)                   | $C_{BUS}$ = 750 pF <sup>(1)</sup> , $R_{UP}$ = 2 k $\Omega$ // 47 k $\Omega$ + 10 % <sup>(2)</sup>     |     |       | 500   | ns                  |
| T <sub>FALL_BUS</sub>  | Output fall-time (70%-30%)                   |  |     |       | 200   | ns                  |
| V <sub>Tup_IC</sub>    | Upward input voltage threshold on IC side    |  | 55  | 60    | 65    | %V <sub>DD_IC</sub> |
| V <sub>Tdown_IC</sub>  | Downward input voltage threshold on IC side  |  | 35  | 40    | 45    | %V <sub>DD_IC</sub> |
| V <sub>OL_IC</sub>     | Output low-level on IC side                  | Current sunk by S <sub>DA_IC</sub> or SCL_IC pins is 3 mA  |     |       | 20    | %V <sub>DD_IC</sub> |
| C <sub>IN_DDC</sub>    | Input capacitance on DDC link                | $V_{DD\_5V} = 0 \text{ V}, V_{DD\_IC} = 0 \text{ V}, f = 1 \text{ MHz}, $<br>$V_{OSC} = 30 \text{ mV}$ |     | 25    | 30(3) | pF                  |

- 1. Maximum load capacitance allowed on I2C entire link (cable plus connector) is 750 pF in HDMI 1.4 specification.
- 2. Two pull-up resistors in parallel (sink+source). For typical value is 47 k $\Omega$  and maximum value is 47 k $\Omega$  +10% in HDMI 1.4 specification.
- 3. Maximum capacitance allowed at connector output is 50 pF in HDMI 1.4 specification.

Figure 8. DDC typical waveforms - communication from sink to source



Note: Measurements performed with 750 pF load,  $V_{DD\_IC} = 1.8 \text{ V}$ 

DS12666 - Rev 2 page 11/18






Figure 9. DDC typical waveforms - communication from source to sink

Note: Measurements performed with 750 pF load, V<sub>DD\_IC</sub>=1.8 V

DS12666 - Rev 2 page 12/18



## 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: <a href="https://www.st.com">www.st.com</a>. ECOPACK is an ST trademark.

### 4.1 WLCSP 10 bumps package information

С В  $866 \pm 50 \mu m$ 1 SCL 5V\_IN SDA 1980 ± 50µm CEC 2 HPD 500 ± 10 SDA\_IC 3 ENABLE\_IC 500 ± 10 VDD\_IC SCL IC  $1356 \pm 50 \mu m$ 

Figure 10. WLCSP 10 bumps package outline

WLCSP <u>number</u> of <u>bumps</u>: 10

Size : 1356 ± 50 x 1980 ± 50 µm 2.68 ± 0.17 mm<sup>2</sup>

Thickness : 605 ± 55 μm
Pitch : 500 ± 10 μm
Bump diameter : 255 ± 10 μm




DS12666 - Rev 2 page 13/18



## 4.2 WLCSP 10 bumps packing information

Figure 11. Marking


Dot, ST logo
☐ ECOPACK grade
xx = marking
z = manufacturing
location
yww = datecode



Note: More packing information is available in the application note:

AN2348 Flip-Chip: "Package description and recommendations for use"

Figure 12. Footprint




DS12666 - Rev 2 page 14/18



4.00 ±0.10 4.00 ±0.10 8.00 ±0.30 -0.10 9 1.50 ±0.10 9 0.20 ±0.05

Figure 13. WLCSP 10 bumps tape and reel specification (all dimensions in mm)




DS12666 - Rev 2 page 15/18



# 5 Ordering information

Figure 14. Ordering information scheme



**Table 7. Ordering information** 

| Order code  | Marking | Marking Package |        | Base qty. | Delivery mode |  |
|-------------|---------|-----------------|--------|-----------|---------------|--|
| HDMI2C2-5F2 | PW      | WLCSP           | 3.2 mg | 5000      | Tape and reel |  |

Note: More information is available in AN2348 application note:

• STMicroelectronics 400 micro-meter Flip Chip: package description and recommendation for use

DS12666 - Rev 2 page 16/18



# **Revision history**

**Table 8. Document revision history** 

| Date        | Revision | Changes                       |
|-------------|----------|-------------------------------|
| 10-Aug-2018 | 1        | Initial release.              |
| 07-May-2019 | 2        | Updated Section Applications. |

DS12666 - Rev 2 page 17/18