

HSP061-2

Datasheet - production data

2-line ESD protection for high speed lines





Figure 1. Functional schematic (top view)



Features

- Flow-through routing to keep signal integrity
- Ultralarge bandwidth: 6 GHz
- Ultralow capacitance: 0.6 pF
- Low leakage current: 100 nA at 25 °C
- Extended operating junction temperature range: -40 °C to 150 °C
- RoHS compliant

Benefits

- High ESD robustness of the equipment
- Suitable for high density boards

Complies with following standards

- MIL-STD 883G Method 3015-7 Class 3B:
 8 kV
- IEC 61000-4-2 level 4:
 - 15 kV (air discharge)
 - 8 kV (contact discharge)

Applications

The HSP061-2 series is designed to protect against electrostatic discharge on sub micron technology circuits driving:

- HDMI 1.3 and 1.4
- Digital Video Interface
- Display Port
- USB 3.0
- Serial ATA
- Ethernet
- HMI

Description

The HSP061-2 is a 2-channel ESD array with a rail-to-rail architecture designed specifically for the protection of high speed differential lines.

The ultralow variation of the capacitance ensures very low influence on signal-skew. The large bandwidth makes it compatible with 5 Gbps.

The HSP061-2M6 is packaged in μ QFN-6L (1.45 x 1.0 mm) with a 500 μ m pitch. The HSP061-2N4 is packaged in μ QFN-4L (1.0 x 0.8 mm) with a 400 μ m pitch.

October 2015

DocID022777 Rev 3

This is information on a product in full production.

1 Characteristics

Symbol	Parameter		Value	Unit
V _{PP}	Peak pulse voltage	IEC 61000-4-2 contact discharge	8	kV
		IEC 61000-4-2 air discharge	15	κv
I _{pp}	Repetitive peak pulse current (8/20 µs)		3	А
Тj	Operating junction temperature range		-40 to +150	°C
T _{stg}	Storage temperature range		-65 to +150	°C
TL	Maximum lead temperature for soldering during 10 s		260	°C

Table 2. Electrical characteristics	T _{amb} = 25 °C
-------------------------------------	--------------------------

Symbol	Parameter	Test conditions		Min.	Тур.	Max.	Unit
V _{BR}	Breakdown voltage	I _R = 1 mA		6			V
I _{RM}	Leakage current	V _{RM} = 3 V				100	nA
V _{CL}	Clamping voltage	IEC 61000-4-2, +8 kV contact (I _{PP} = 30 A), measured at 30 ns			18		V
C _{I/O - GND}	Capacitance (input/output to ground)	$V_{I/O}$ = 0 V, F = 200 to 3000 MHz, V_{OSC} = 30 mV			0.6	0.85	pF
ΔC _{I/O - GND}	Capacitance variation (input/output to ground)	$V_{I/O} = 0 V F = 200 \text{ to } 3000 \text{ MHz},$ $V_{OSC} = 30 \text{ mV}$			0.03	0.13	pF
f _C	Cut-off frequency	-3 dB	HSP061-2M6		5.5		GHz
			HSP061-2N4		6		







Figure 2. Leakage current versus junction temperature (typical values)







Figure 4. S21 attenuation measurement (HSP061-2N4)

Figure 5. Eye diagram - HDMI mask at 3.4 Gbps per channel⁽¹⁾ (HSP061-2M6)








Figure 6. Eye diagram - HDMI mask at 3.4 Gbps per channel⁽¹⁾ (HSP061-2N4)










Figure 8. ESD response to IEC 61000-4-2 (-8 kV contact discharge)



2 Package information

- Epoxy meets UL94, V0
- Lead-free package

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: <u>www.st.com</u>. ECOPACK[®] is an ST trademark.







Table 3. µQFN 1.45x1.00 6L dimensions

Figure 9. Footprint recommendations dimensions in mm (inches)

Figure 10. Marking for µQFN 1.45x1.00 6L



Note:

Product marking may be rotated by 90° for assembly plant differentiation. In no case should this product marking be used to orient the component for its placement on a PCB. Only pin 1 mark is to be used for this purpose.

Inches

Тур.

0.020

0.001

0.008

0.031

0.024

0.016

0.039

0.008

0.008

0.008

Max.

0.022

0.002

0.010

0.033

0.026

0.018

0.041

0.010

0.009

0.010

2.2 µQFN-4L package information






Table 4. µQFN-4L dimensions

Figure 11. Footprint recommendations (dimensions in mm)





Note:

Product marking may be rotated by 90° for assembly plant differentiation. In no case should this product marking be used to orient the component for its placement on a PCB. Only pin 1 mark is to be used for this purpose.




3 Recommendation on PCB assembly

3.1 Stencil opening design

- 1. General recommendation on stencil opening design
 - a) Stencil opening dimensions: L (Length), W (Width), T (Thickness).

Figure 13. Stencil opening dimensions



b) General design rule

Stencil thickness (T) = 75 ~ 125 μ m

Aspect Ratio =
$$\frac{W}{T} \ge 1.5$$

Aspect Area =
$$\frac{L \times W}{2T(L + W)} \ge 0.66$$

- 2. Reference design
 - a) Stencil opening thickness: 100 µm
 - b) Stencil opening for leads: Opening to footprint ratio is 90%.




Figure 14. Recommended stencil window position for μ QFN-6L






Figure 15. Recommended stencil window position for µQFN-4L

3.2 Solder paste

- 1. Halide-free flux qualification ROL0 according to ANSI/J-STD-004.
- 2. "No clean" solder paste is recommended.
- 3. Offers a high tack force to resist component movement during high speed.
- 4. Solder paste with fine particles: powder particle size is 20-45 $\mu m.$

3.3 Placement

- 1. Manual positioning is not recommended.
- 2. It is recommended to use the lead recognition capabilities of the placement system, not the outline centering.
- 3. Standard tolerance of ± 0.05 mm is recommended.
- 4. 3.5 N placement force is recommended. Too much placement force can lead to squeezed out solder paste and cause solder joints to short. Too low placement force



can lead to insufficient contact between package and solder paste that could cause open solder joints or badly centered packages.


- 5. To improve the package placement accuracy, a bottom side optical control should be performed with a high resolution tool.
- 6. For assembly, a perfect supporting of the PCB (all the more on flexible PCB) is recommended during solder paste printing, pick and place and reflow soldering by using optimized tools.

3.4 PCB design preference

- 1. To control the solder paste amount, the closed via is recommended instead of open vias.
- 2. The position of tracks and open vias in the solder area should be well balanced. The symmetrical layout is recommended, in case any tilt phenomena caused by asymmetrical solder paste amount due to the solder flow away.

3.5 Reflow profile

Figure 16. ST ECOPACK® recommended soldering reflow profile for PCB mounting



Note:

Minimize air convection currents in the reflow oven to avoid component movement. Maximum soldering profile corresponds to the latest IPC/JEDEC J-STD-020.



4 Ordering information

Figure 17. Ordering information scheme
--




Table 5. Ordering information

Order code	Marking	Package	Weight	Base qty	Delivery mode
HSP061-2M6	T ⁽¹⁾	µQFN-6L	2.3 mg	3000	Tape and reel (7")
HSP061-2N4	1 ⁽¹⁾	µQFN-4L	1.17 mg	10000	Tape and reel (7")

1. The marking can be rotated by multiple of 90° to differentiate assembly location

5 Revision history

Table 6. Document revision history

Date	Revision	Changes
07-Feb-2012	1	Initial release.
19-Mar-2014	2	Minor text changes.
13-Oct-2015	3	Removed device in SOT-666. Updated document accordingly.

