
# **OuickSTART**

## **Single-Wire Aggregation** Evaluation Board

This document provides a brief introduction to the Single-Wire Evaluation Kit.



### Powering the Board and Observing the Demo Program

Connect the micro-USB cable to the board. Connect the single-wire link and common ground on the two SWA Evaluation Board through J4 using the two jumper wires. Upon boot up, the SWA demonstration is loaded from SPI Flash to the iCE40UP and starts running. This aggregates the I<sup>2</sup>C, I<sup>2</sup>S and GPIO signals.

To run the SWA demo:

- 1. Press and hold the RST\_SW buttons of both Master and Slave SWA board.
- Release the button of each SWA board. This resets the SWA FPGA.
  Simultaneously press the SWS3 buttons of each board. This resets the Overhead FPGA.





Note the following after resetting Overhead FPGA.

- GPIO Signal Aggregation
  Overhead FPGAs on Master and Slave SWA Board start sending 6-bit counter GPIO signals to the SWA FPGA for aggregation. It is then de-aggregated by the receiving SWA FPGA. The de-aggregated signals are sent to the receiving Overhead FPGA and LED for verification.
  - LED[8:3] blinks like a 6-bit counter on both SWA boards.
  - LED2 blinks on both SWA boards, indicating that the SWA board is receiving 6-bit counter GPIO signals.
  - Pressing SW1 resets GPIO generation and verification. Pressing SW1 on the transmitting SWA board causes LED2 of the receiving board to turn off because it interrupts the expected 6-bit counter GPIO signals. Pressing SW1 on the receiving SWA board resets the GPIO verification. After this, the LED2 blinks again.
- I<sup>2</sup>C Signal Aggregation
  - At Master SWA Board, Press SW0. The Master Overhead FPGA generates nine I<sup>2</sup>C commands to set-up, enable DAC on the Slave SWA Board.
  - 1 kHz single tone or audio coming from the I2S microphone of the Master SWA board is observed on the audio receiver connected on the Slave SWA board's audio jack.
  - Pressing SW0 again generates I<sup>2</sup>C command to mute and unmute the DAC.
- I<sup>2</sup>S Signal Aggregation
  - Master SWA FPGA acts as the I<sup>2</sup>S controllers generating the I<sup>2</sup>S clock and I<sup>2</sup>S WS for the I<sup>2</sup>S microphone and Master Overhead FPGA. I2S sampling rate is at ~48 kHz.
  - Master Overhead FPGA generate I<sup>2</sup>S data. I<sup>2</sup>S data sent to Master SWA FPGA are either a 1 kHz single tone or I2S data coming from I2S microphone. Pressing or switching SW2 at Master SWA board selects the I2S data sent to Master SWA FPGA.
  - De-aggregated I<sup>2</sup>S data from Slave SWA board are sent to Slave Overhead FPGA to verify if it is receiving a 1 kHz single tone. Same signals are sent to DAC so that you can verify the received audio through audio jack. LED0 on Slave SWA FPGA indicates the status of I2S data verification. Blinking LED0 means it is receiving expected single tone data.
  - Switching SW2 at Slave SWA board resets I<sup>2</sup>S verification being done by Slave Overhead FPGA.
  - I2S Signals also feedback to Master Overhead FPGA. After resetting Master Overhead FPGA, Master SWA LED0 blinks, which indicates that it is sending 1 kHz single tone signal to SWA FPGA.
  - Switching Slave SWA Board SW2 resets I<sup>2</sup>S verification.

#### Doing More with the Single Wire Evaluation Kit

Check the Lattice website at www.latticesemi.com/single-wire to download the full User's Guide, PC-based software tools to interact with the demonstration program, and other resources.

#### Additional Terms and Conditions Applicable to Lattice Programming and Development Hardware

Lattice device programmers, programming cables, socket adapters, and other hardware sold for use in conjunction with Lattice software ("Programming Hardware") and Lattice evaluation boards and development kits sold for use in conjunction with evaluating Lattice products ("Development Hardware") are designed and intended for use solely with semiconductor components manufactured by Lattice Semiconductor Corporation. Programming and Development Hardware is warranted to meet Lattice specifications only for a period of ninety (90) days; in all other respects the terms and conditions of sale of Programming and Development Hardware shall be Lattice's standard terms and conditions set forth in Lattice's Sales Order Acknowledgment. Additionally, Lattice specifications for Programming and Development Hardware limit their use to low-volume engineering applications only, and not for volume production use. The warranty for Programming and Development Hardware will not apply to any Programming or Development Hardware used in production, used with worn or improperly installed hardware, or used with incompatible systems or components.

www.latticesemi.com/support

Copyright © 2020 Lattice Semiconductor Corporation. Lattice Semiconductor, L (stylized) Lattice Semiconductor Corp., Lattice (design) are either registered trademarks or trademarks of Lattice Semiconductor Corporation in the United States and/or other countries. Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

QS052 V1 August 2020