

# **ICL88xx**

## **Datasheet for ICL8800, ICL8810 and ICL8820**

## **Features**

The ICL88xx family of single stage flyback controllers for constant voltage output is tailored for LED lighting applications to meet the required performance. They offer power factor correction (PFC) and low total harmonic distortion (THD) from low to full load conditions.

## **General features ICL8800, ICL8810, ICL8820**

- Constant voltage (CV) output flyback topology with a feature set and operation targeting lighting applications
- Optimized for high power factor (HPF) flyback topology with secondary side regulation (SSR) operation, primary side regulation (PSR) possible
- Supports universal input voltage (90  $V_{AC}$  to 300  $V_{AC}$ , 45 Hz to 66 Hz) and DC input voltage operation
- High power factor and low THD, across wide AC input voltage and output load range
- Quasi-resonant mode (QRM) operation with continuous conduction mode (CCM)-prevention and valley switching discontinuous conduction mode (DCM) in mid to light load
- Adjustable on-time mapping at valley changing position, for the desired maximum operating switching frequency
- Adjustable maximum on-time limits input power and current allowing safe-operation under low line condition
- Comprehensive set of protections:
	- internal overtemperature protection (OTP)
	- flyback output overvoltage protection (OVP)
	- primary side overcurrent protection (OCP)
	- brownin protection
	- brownout protection
	- *VCC* overvoltage protection
	- open loop protection
	- input overvoltage protection
- Soft start to reduce component stress during turn-on
- External start-up circuit control signal
- Reduced gate driver voltage during start-up sequence, to allow smaller *VCC* capacitance for faster start-up

## **Additional features ICL8810, ICL8820**

- Burst mode for very light loads and low system standby power consumption
- *VCC* wake-up burst operation, to maintain sufficient  $V_{\text{VCC}}$  in burst mode
- Reduced gate driver voltage in burst mode, to reduce gate charge loss, for lower standby power

### **Additional features ICL8820**

• Jitter function for DC input, to ease electromagnetic interference (EMI) test compliance for emergency lighting

# **Potential applications**

## **HPF flyback CV**

- Tailored for LED driver application
- Also suited for adapter, charger, ceiling fan, flat TV, all-in-one PC, monitor applications

## **ICL88xx Datasheet for ICL8800, ICL8810 and ICL8820**



## **Product validation**



**Figure 1 Flyback-SSR-CV**



## **Figure 2 Flyback-PSR-CV**



## **Product validation**

Qualified for applications listed above based on the test conditions in the relevant tests of JEDEC20/22.

## **Description**



# **Description**

The ICL88xx is a voltage mode controller for flyback topologies operating in QRM and valley switching DCM. It is designed for low and high power lumen LED driver, requiring high power factor and efficiency. The flyback controller is capable of controlling SSR-CV and PSR-CV topologies. Offering a wide usage in low cost applications where a PFC functionality in dual stage topologies is required.

For lighting applications, the IC offers a wide power range as well as a comprehensive set of protections, including a power limitation. The IC is easy to design in and requires a minimum number of external components.

The system performance and efficiency, especially in light load conditions, can be optimized using Infineon CoolMOS™ P7 power MOSFETs.

#### **ICL8810 and ICL8820**

The integrated burst mode function allows designs with a very low standby power consumption during standby mode and very light loads.

#### **ICL8820**

The jitter function eases the design of emergency lighting LED drivers without additional circuitry to improve EMI performance.



## **Table of contents**

## **Table of contents**



**Table of contents**







**1 Pin configuration**





## **Figure 3 Pin configuration**

## **Table 1 Pin definition and function**





## **2 Block diagram**





**Figure 4 Block diagram**



## **3 Functional description**

These sections describe the listed functions in detail.

## **3.1 Start-up**

In the pre-start-up phase, ICL88xx measures the *TD* pin resistance to ground  $R_{\text{TD}}$ , the average *VIN* pin voltage *V<sub>VIN,avg</sub>,* and its internal junction temperature  $T_{\sf j}$ . If the conditions for start-up are met, ICL88xx initiates a soft start, to reduce the component stress during start-up.

After the soft start is completed without any protection triggering, ICL88xx enters the RUN state for output regulation based on *VS* pin signal sensing.

*Note:* The reduced gate driver voltage V<sub>GDred</sub> (7 V typ.) is applied during start-up.

## **3.2 TD pin internal pull-up and external start-up circuit control**

Apart from charging the *V*<sub>VCC</sub> from the HV bus voltage via the current limiting resistor in Figure 1 and Figure 2, ICL88xx *TD* pin also supports the control of an exemplary external start-up circuit in Figure 5 for active  $V_{VCC}$ charging, with the following typical start-up sequence:

- **1.** When ICL88xx is in the undervoltage lockout (UVLO) state and  $V_{VCC}$  <  $V_{VCCon}$  (12.5 V typ.), the *TD* pin internal pull-up is disabled.
- **2.**  $V_{VCC}$  is charged to  $V_{VCCon}$  by the external start-up circuit, to activate ICL88xx.
- **3.** In the pre-start-up phase, ICL88xx enables the *TD* pin internal pull-up resistor of *R*<sub>TD,RUN</sub> (10 kΩ typ.) and *R*<sub>TD,flyback</sub> (40 kΩ typ.) sequentially, to measure the *TD* pin resistance to ground of *R*<sub>TD</sub>.
- **4.** If the start-up conditions are met and the start-up is successful,  $R_{\text{TD.RUN}}$  is enabled in the soft start phase and in RUN state, to disable the external start-up circuit from charging the  $V_{VCC}$ . If any protection is triggered, ICL88xx enters UVLO state (returns sequence number 1) after a restart timer is expired.
- *Note:* The internal voltage reference for the TD pin internal pull-up, V<sub>RFF</sub> is typically 3.3 V.
- *Note: For ICL8810 and ICL8820, R*<sub>TD,RUN</sub> is disabled in burst mode when VCC drops to V<sub>VCCwake</sub> (7.6 V typ.), to *allow the external start-up circuit to charge V*<sub>VCC</sub> to V<sub>VCCburst</sub> (8.1 V typ).

Figure 5 shows the equation for  $R_{TD}$  calculation when the exemplary start-up circuit is connected to the *TD* pin. The *R*<sub>TD</sub> detected in the pre-start-up phase must be designed to be at least 27 kΩ when *TD* pin is internally pulled up by *R*TD,RUN, and not more than 68 kΩ when *TD* pin is internally pulled up by *R*TD,flyback. The is to activate the *VS* pin load current sensing for output regulation and stay within the TD configuration limit.





**Figure 5** Exemplary external start-up circuit for active  $V_{\text{VCC}}$  charging, and  $R_{\text{TD}}$  generic equation



## **3.3 Input voltage detection and protection**

ICL88xx detects the AC or DC amplitude based on the ADC sampling of the *VIN* pin voltage. For the power limiting function, brownin and brownout protections, the controller measures the average *VIN* pin voltage *V*<sub>VIN,avg</sub> based on the middle value of the highest *VIN* pin voltage sample and the lowest *VIN* pin voltage sample within an observation time. The observation time in RUN state is around 10.6 ms and 12.7 ms, based on the last synced AC line frequency of 50 Hz and 60 Hz, respectively.

*Note: In case of non-line-syncing, the observation time is around 10.6 ms. For example, non-line-syncing can happen when the system is started up with a DC input.*



## **Figure 6** *V*<sub>IN</sub> pin circuit

In addition, the ICL88xx *VIN* pin has an input overvoltage threshold of  $V_{VINOV}$  (2.0 V typ.) and a short protection with a threshold of  $V_{VINshort}$  (200 mV typ.).

During operation, if a sampled *VIN* pin voltage  $V_{VIN}$  <  $V_{VINshort}$  is detected for more than a blanking time, the *VIN* pin short protection is triggered. If the  $V_{VIN}$  <  $V_{VINShort}$  condition remains after the *VIN* pin short protection restart time of  $t_{\text{restart}}$  (200 ms typ.), the brownin protection is triggered based on  $V_{\text{VIN,avg}} < V_{\text{BI}}$  detection instead. This leads to a fast restart cycle of *t*restart,fast (25 ms typ.) afterwards.

By pulling down the *VIN* pin signal to a level that triggers the *VIN* pin short protection or brownout protection, ICL88xx gate pulse generation can be disabled and the controller current consumption can be lowered.

## **3.4 ZCD pin signal sensing**

ICL88xx *ZCD* pin detects the auxiliary winding voltage zero-crossing via a *ZCD* series resistor of  $R_{ZCD}$  connected to the winding. A zero-crossing is detected with the hysteresis of  $V_{ZCDUD}$  (55 mV typ.) and  $V_{ZCDDown}$  (45 mV typ.) thresholds.

In QRM, ICL88xx counts the number of zero crossings until the target number is reached, and switches on at the valley to minimize the switching loss. If the target number is not reached and further zero crossing signals are not detectable via *ZCD* pin, zero crossing events can be generated internally by extrapolation. Figure 7 shows an example of the 1<sup>st</sup> zero crossing detection and the 1<sup>st</sup> valley switching in QRM operation.

## **ICL88xx Datasheet for ICL8800, ICL8810 and ICL8820**



## **3 Functional description**



#### **Figure 7 Exemplary waveform of QRM operation with 1st zero crossing detection and 1st valley switching**

*R*ZCD limits the *ZCD* pin sink and source currents when the auxiliary winding voltage exceeds the *ZCD* pin internal clamping levels *V*<sub>ZCDpclp</sub> (0.55 V typ.) and *V*<sub>ZCDnclp</sub> (-0.5 V typ.), respectively. When the sensed voltage level of the auxiliary winding is not sufficient (for example, during start-up), an internal start-up timer initiates a new cycle every  $t_{Rep}$  (52 µs typ.) after turn-off of the gate driver. From the *ZCD* pin sink and source currents, ICL88xx detects the *ZCD* pin positive peak settled clamping current /<sub>ZCDpclp</sub> and negative peak settled clamping current /<sub>ZCDnclp</sub>, for its internal operations, such as THD correction and flyback output overvoltage protection.

$$
I_{ZCDpclp} = \frac{V_{AUXp} - V_{ZCDpclp}}{R_{ZCD}}
$$

#### **Equation 1**

$$
I_{ZCDnclp} = \frac{|V_{AUXn}| - |V_{ZCDnclp}|}{R_{ZCD}}
$$

#### **Equation 2**

Where  $V_{AUXp}$  and  $V_{AUXn}$  are the positive peak and negative peak values, respectively, of the settled auxiliary winding voltages, as shown in Figure 7.

In addition, ICL88xx derives the *ZCD* pin peak to peak settled clamping current *IzcDclp* based on the sum of *I*<sub>ZCDpclp</sub> and *I*<sub>ZCDnclp</sub>, for its internal operations, such as pulse generation and power limitation.

 $I_{ZCDclp} = I_{ZCDpclp} + I_{ZCDnclp}$ 

#### **Equation 3**



## **3.5 Power factor correction and THD correction**

In RUN state, ICL88xx achieves power factor correction, when the *VS* pin feedback signal maps to a stable operating point in QRM. Additionally, ICL88xx THD correction function extends the on-time, especially when it is near AC input voltage zero crossing, to optimize the AC input current waveform.

As shown in Figure 8 area A, ICL88xx increases the on-time extension near AC input voltage zero crossing, where *I*<sub>ZCDnclp</sub> is less than 80% of *I*<sub>ZCDpclp</sub>.

The gain of the THD correction on-time extension is configurable based on the detected *TD* pin resistance to ground  $R_{\text{TD}}$  in the pre-start-up phase. Since the THD correction on-time extension also affects the turn-on delay upon zero crossing detection, the  $R_{TD}$  value has to be fine-tuned manually for a given system, to achieve a balance between the QRM valley switching point optimization and THD correction.





**Figure 8 ICL88xx THD correction with on-time extension near AC input voltage zero crossing**

If the *TD* pin is only used for THD correction gain configuration, but not for other purpose like controlling an external start-up circuit, a resistor can be connected from *TD* pin to ground, and simply fine-tuned between 27 kΩ and 68 kΩ.

If there is any circuit more than just a resistor connected between *TD* pin and ground, the following generic equation for  $R_{\text{TD}}$  calculation is applied:

$$
R_{TD} = \frac{V_{TD}}{I_{source, TD}}
$$

#### **Equation 4**



Where V<sub>TD</sub> is the *TD* pin voltage with reference to ground and I<sub>source,TD</sub> is the current flowing out of *TD* pin, when the internal pull-up resistor of  $R_{\text{TD.RUN}}$  or  $R_{\text{TD.flvback}}$  is enabled in the pre-start-up phase.

The minimum  $R_{\text{TD}}$  value for TD configuration and to activate the *VS* pin load current sensing for output regulation in RUN state is 27 kΩ, when *TD* pin is internally pulled up by  $R_{\text{TD.RUN}}$  in the pre-start-up phase. The maximum *R*<sub>TD</sub> value for TD configuration is 68 kΩ, when *TD* pin is internally pulled up by *R*<sub>TD,flyback</sub> in the pre-start-up phase.

## **3.6 VS pin signal sensing**

In RUN state, ICL88xx measures the feedback signal for output regulation based on the ADC sampling of the *VS* pin load current. When operating in QRM with AC input, ICL88xx also synchronizes some of its operation to the line frequency or AC half cycle, when the *VS* pin load current ripple is large enough.

To activate the *VS* pin load current sensing for output regulation in RUN state, a 12 kΩ resistor must be connected from the *VS* pin to ground, and *R*<sub>TD</sub> must be at least 27 kΩ when *TD* pin is internally pulled up by  $R_{\text{TD,RUN}}$  in the pre-start-up phase.

For secondary side regulation, the *VS* pin load current consists of the current flowing through the opto coupler and the 12 kΩ resistor. When the *VS* pin load current is -/<sub>VSADCmin</sub> (210 μA typ.) or less, the power transfer is maximum. When the *VS* pin load current is *-I*<sub>VSADCmax</sub> (610 μA typ.) or more, the power transfer is minimum.



**Figure 9** *VS* **pin load current sensing based on secondary side regulation**



## **3.7 Operating modes**

In RUN state, ICL88xx operates in either QRM or burst mode. Burst mode applies to ICL8810 and ICL8820 only.

#### **Quasi-resonant mode (QRM)**

QRM maximizes the efficiency and minimizes the EMI by turning on the power switch at the drain voltage valley. ICL88xx controls the on-time and valley number in QRM. When the valley number changes, the controller compensates the QRM on-time to achieve a relatively constant power transfer for a smooth transition.

Figure 10 areas highlighted in blue show the on-time compensation effect (in zig-zag pattern) when, for example, the QRM valley number is increased from 1 to 2, from 2 to 3, and from 3 to 4. When the relative power is further decreased, the on-time compensation continues at higher valley changing position (in smaller zig-zag), until it reaches the maximum valley number of 32. To ensure the QRM switching frequency reduction stays above the audible range, the ORM off-time is limited to a maximum value of  $t_{\rm off}$  (47 µs typ.).

Increasing the ICL88xx valley number ensures that the system-dependent QRM remains below a certain limit, to achieve a high efficiency and low EMI spectrum over a wide operating range.



**Figure 10 Exemplary switching characteristics versus relative power, with on-time compensation for valley changing (burst mode applies to ICL8810 and ICL8820 only)**

#### **Burst mode for ICL8810 and ICL8820**

Burst mode transfers lesser power than QRM, to support light loads and no load/standby operation.

To achieve a low standby power, the controller sleeps during burst pause, to reduce its current consumption. In addition, the controller operates in burst mode with a reduced gate driver voltage level of *V*<sub>GDred</sub> (7 V typ.), to minimize the gate charge loss.

The controller wakes up at a regular repetition frequency  $f_{\text{wake,reg}}$ , to do the burst pulsing based on the measured *VS* pin load current signal, and goes to sleep during burst pause, as shown in Figure 11.

*f*wake,reg is approximately four times the last synced input line frequency. For example, *f*wake,reg is around 240 Hz, if the last synced input line frequency is 60 Hz.

## **ICL88xx Datasheet for ICL8800, ICL8810 and ICL8820**



### **3 Functional description**

*Note:* In case of non-line-syncing happened before entering the burst mode,  $f_{\text{wake,reg}} = 200$  Hz typ. is applied. *For example, non-line-syncing can happen when the system is supplied with a DC input or when the VS pin load current ripple is very small at low load.*





To maintain sufficient *V<sub>VCC</sub>* in burst mode, the controller operates with the following two mechanisms:

- Instead of waking up based on the regular *f*wake,reg, a higher priority *VCC* wake-up threshold can trigger a burst start if  $V_{VCC}$  drops to  $V_{VCCwake}$  (7.6 V typ.). The controller continues the burst pulsing until  $V_{VCC}$  = V<sub>VCCburst</sub> (8.1 V typ.).
- The *TD* pin internal pull-up resistor is disabled when  $V_{VCC}$  drops to  $V_{VCCwake}$ , to allow an external start-up circuit to charge  $V_{\text{VCC}}$  to  $V_{\text{VCCburst}}$ .

As a result, the burst cycle 1/f<sub>burst</sub> does not necessarily follow 1/f<sub>wake,reg</sub> , as shown in Figure 11. The burst cycle can be extended by an integer times of 1/f<sub>wake,,reg</sub> in case of a burst pulse skipping, or can be reduced by a portion of 1/f<sub>wake,reg</sub> in case of a *VCC* wake-up burst triggering, or from a combination of both effects.

*Attention: The VCC wake-up burst control mechanism is intended to work with the VCC voltage supply via the ZCD winding. In case of the VCC voltage is supplied via a winding voltage, which follows a certain ratio of the primary bus voltage, it is a must to ensure that the VCC voltage during burst mode is always higher than V*<sub>VCCburst</sub> maximum value (9.1 V maximum) by a sufficient margin, *especially when the input voltage is low and close to brownout level, so that the VCC wake-up burst mechanism can be avoided, to achieve a good output regulation.*



## **3.8 Pulse generation**

In RUN state, the ICL88xx maps the measured *VS* pin load current to the virtual pulse length, valley number and burst duty cycle, as shown in Figure 12.

These internal parameters are processed together with the power limitation and frequency jitter parameters, and fed to the pulse generation and THD correction function block, as shown in the Block diagram.

*Note: The pulse generation for burst mode applies to ICL8810 and ICL8820 only. Frequency jitter applies to ICL8820 only.*





**Figure 12** Virtual pulse length mapping (based on I<sub>ZCDclp</sub> = 1.2 mA as an example), valley number **mapping and burst mode mapping (burst mode applies to ICL8810 and ICL8820 only)**



### **Virtual pulse length mapping and its use case**

The virtual pulse length mapping is an illustrative on-time mapping which excludes:

- the system-dependent on-time compensation effect for valley number change (see Figure 10)
- the on-time extension effect for THD correction (see Figure 8)
- the power limiting effect on the maximum on-time (to be explained in this chapter)
- the virtual pulse length modulation effect from the DC input frequency jitter function applies to ICL8820 only (to be explained in this chapter)
- the minimum gate pulse length limit by the pulse generation block

The virtual pulse length mapping shown in Figure 12 is not static.

It shifts vertically based on the *ZCD* pin peak to peak settled clamping current *I*<sub>ZCDclp</sub>, which is dependent on the *R*<sub>ZCD</sub>, transformer winding turns ratio, operating input and output voltages.

As shown in Figure 13, a different *I*<sub>ZCDclp</sub> level leads to a change on the virtual pulse length at every valleychanging position, including the burst mode entry position. It means when the input voltage is lower or when R<sub>ZCD</sub> value is increased for example, a decrease of *I<sub>ZCDclp</sub>* leads to the relative on-time decrease at every valley-changing position, including the burst mode entry position. And vice-versa.



**Figure 13 Effect of I**<sub>ZCDclp</sub> change on the virtual pulse length mapping

As an example, the virtual pulse length mapping based on  $I_{ZCDch}$  = 1.2 mA in Figure 13 is derived based on the following steps:



- **1.** Based on  $I_{ZCDclp} = 1.2$  mA, obtain  $\tau_{v,IVSADCmin} = 20 \mu s$  from Figure 14.<br>**2.** Mark  $\tau_{v,IVSADCmin} = 20 \mu s$  on the v-axis, and take it as the starting poi
- Mark  $\tau_{\text{V,IVSADCmin}}$  = 20 µs on the y-axis, and take it as the starting point for the virtual pulse length mapping curve plot, which is relatively well exponential in the range from 20  $\mu$ s to 1  $\mu$ s, with a halving of the pulse length per 50 μA *VS* pin load current increase.

For example, another practical use case of the virtual pulse length mapping is to estimate the minimum on-time of the QRM 1<sup>st</sup> valley switching (approximately 10% of  $\tau_{v,IVSADCmin}$ ), to estimate the system maximum switching frequency.

*Note: When the valley number is higher than 1 in QRM, or when in burst mode, the virtual pulse length mapping value should not be taken directly as the estimated on-time, since it excludes the on-time compensation effect for valley number change.*



#### **Figure 14** Virtual pulse length at I<sub>VSADCmin</sub>, τ<sub>ν,IVSADCmin</sub> versus *ZCD* peak to peak settled clamping current, I<sub>ZCDclp</sub>

### **Power-limitation and maximum on-time**

The ICL88xx power limitation features limit the maximum on-time  $t_{ON,max}$  based on:



#### **Equation 5**

For *t*<sub>ON,max</sub> estimation, it is important to note that  $τ_{V,IVSADCmin}$  changes with different  $V_{VIN,ave}$  level, when the input voltage detection circuit in Figure 6 is applied. This is because  $\tau_{v,IVSADCmin}$  is scaled depending on  $I_{ZCDcln}$  in Figure 14, while *I<sub>ZCDclp</sub>* is dependent on the input voltage, as explained in ZCD pin signal sensing.

*t*<sub>ON,max</sub> is applied when the *VS* pin load current is *I*<sub>VSton,sat</sub> or lower, where *I*<sub>VSton,sat</sub> can be estimated based on:



#### **Equation 6**









When  $V_{V1N,avg}$  is in the range from the brownout level (0.44 V typ.) to approximately 0.6 V, the power limitation is disabled, where  $t_{ON,max} = \tau_{v,IVSADCmin}$ .

When  $V_{VIN,avg}$  is at the brownin level ( $V_{BI}$  = 0.65 V typ.), the power limitation is enabled with  $t_{ON,max}$  = 85% of τ<sub>ν,IVSADCmin</sub>, as shown in Figure 15. For example, if the desired  $t_{ON,max}$  at brownin level is 17 μs typ., it is necessary to have  $\tau_{V,IVSADCmin}$  = 17 μs / 85% = 20 μs. And, according to Figure 14,  $\tau_{V,IVSADCmin}$  = 20 μs is obtained when  $I_{ZCDc1p}$  =1.2 mA is applied. As a result, to achieve  $t_{ON,max}$  = 17 us typ. at brownin level,  $R_{ZCD}$  should be dimensioned to produce  $I_{ZCDc1p} = 1.2$  mA typ. at brownin level.

### **Valley number and burst duty cycle**

The valley number and burst duty cycle mappings based on *VS* pin load current are shown in Figure 12. The burst duty cycle refers to the ratio of the burst pulsing duration to burst cycle time. -*I*<sub>VSADCabm</sub> (560 μA typ.) marks the boundary between QRM and burst mode.

*Note: The pulse generation for burst mode applies to ICL8810 and ICL8820 only.*

In QRM, the mapped valley number is not necessarily taken directly or immediately as the *ZCD* pin valley-count number, for the pulse generation. The update of the *ZCD* pin valley-count number is done based on the following valley selection hysteresis mechanism:

**1.** To minimize the multiple valley changes within one AC half cycle, ICL88xx updates the *ZCD* valley-count number once every AC half cycle, based on the lowest mapped valley number from the last AC half cycle,



as shown in Figure 16. During each AC half cycle, the controller adjusts the on-time to stay in the selected valley number. In this way, the number of valley jumps is limited to a minimum.

- **2.** When a load jump happens, if the valley number has to be decreased, it happens immediately. For the case of valley number increase, if the load jump results to a valley number increase by 10 or more, it happens immediately. Otherwise, the change happens only at the start of the next AC half cycle, as shown in Figure 16.
- *Note:* If the selected ZCD valley-count number cannot happen before the maximum off-time t<sub>off</sub> (47 µs typ.) is reached, the pulse generation will be based on t<sub>off</sub>, instead of the selected ZCD valley counting *number.*



#### **Figure 16 Illustrative example of the QRM valley selection hysteresis mechanism**

*Note: If the AC half cycle period cannot be synced, for example when the input voltage is DC, or when the VS pin load current ripple is very small , the regular valley update cycle will be based on either approximately 10 ms, or the last synced AC half cycle period.*

In burst mode, the controller measures the *VS* load current at a regular wake-up interval, and applies the mapped valley number immediately as the *ZCD* pin valley-count number for the burst switching pulse generation. Also, the mapped burst duty cycle is taken immediately to determine the burst pulsing duration, as shown in Figure 11. If the measured *VS* load current is -*I*<sub>VSADCmin</sub> (610 µs typ.) or more, the burst pulsing is skipped.

Instead of waking up based on the regular interval, a higher priority *VCC* wake-up threshold can trigger a burst start if *V<sub>VCC</sub>* drops to *V<sub>VCCwake</sub>* (7.6 V typ.). In case of *VCC* wake-up burst being triggered, the burst pulsing duration depends on the time needed to charge the *V*<sub>VCC</sub> from *V*<sub>VCCwake</sub> to *V*<sub>VCCburst</sub> (8.1 V typ.).

#### *Attention: The VCC wake-up burst control mechanism is intended to work with the VCC voltage supply via the ZCD winding. In case of the VCC voltage is supplied via a winding voltage, which follows a certain ratio of the primary bus voltage, it is a must to ensure that the VCC voltage during burst mode is always higher than V*<sub>VCCburst</sub> maximum value (9.1 V maximum) by a sufficient margin,



*especially when the input voltage is low and close to brownout level, so that the VCC wake-up burst mechanism can be avoided, to achieve a good output regulation.*

#### **Burst mode regular wake-up interval and burst cycle time**

Refer to the burst mode section in the Operating modes chapter.

### **DC input frequency jitter**

*Note: The frequency jitter function applies to ICL8820 only.*

When a DC input voltage is detected via the *VIN* pin, a triangular pattern is injected into the pulse generation, with a repetition frequency of *f*<sub>triangular</sub>. The triangular pulse modulation can be compared to the change in pulse generator output, with the artificial current change pattern shown in Figure 17 applied to the measured *VS* pin load current.

With DC input voltage, the on-time can therefore be modulated in QRM. Since the transformer demagnetization time is proportionate to the modulated on-time, the QRM switching frequency jitters. The resulting jitter frequency range depends not only on the on-time modulation itself and the *ZCD* valley-count number, but also the duty cycle and oscillation period, which are both system-dependent.

*f*triangular is approximately 222 Hz and 266.4 Hz for the last synced input line frequency of 50 Hz and 60 Hz respectively.





**Figure 17 Artificial load current change pattern applied on** *VS* **pin measured current for the pulse generator output change, to resemble the pulse modulation mechanism for the DC input frequency jitter function**



## **3.9 Primary side overcurrent protection**

The primary side overcurrent protection level 1 (OCP1) is performed by means of the cycle-by-cycle peak current limitation. An internal leading edge blanking  $t_{LEB}$  (160 ns typ.) prevents false triggering of this protection due to a leading edge spike. If the measured *CS* pin voltage exceeds  $V_{\text{OCP1}}$  (0.61 V typ.) for more than *t*<sub>LEB</sub> (160 ns typ.), the protection is triggered and the *GD* pin output is pulled low for that switching cycle. The primary side overcurrent protection level 2 (OCP2) is meant for covering fault conditions like a short in the transformer primary winding or transformer core saturation. In this case, the OCP1 does not limit properly the peak current due to the very steep slope of the peak current. If the measured *CS* pin voltage with an initial level of at least *V*<sub>OCP1</sub> reaches *V*<sub>OCP2</sub> (1.21 V typ.) or more within the time window of  $t_{OCP2}$  (150 ns typ.), the OCP2 protection is triggered.



**Figure 18 Timing overview of the OCP1 and OCP2**



## **3.10 VCC voltage protections**

An UVLO is implemented to activate and deactivate the controller depending on the supply voltage on the *VCC* pin. The UVLO contains a hysteresis with the voltage thresholds V<sub>VCCon</sub> (12.5 V typ.) for activating the controller and  $V_{VCCmin}$  (6.6 V typ.) for deactivating the controller.

When the controller is not active, the current consumption is  $I_{VCCstart}$  (30  $\mu$ A typ.).

If the voltage on *VCC* pin reaches  $V_{VCCclamp}$  (24.2 V typ.) during start-up, restart and in the burst pause, the controller is able to sink up to  $I_{VCCclamp}$  (2.5 mA typ.). The *VCC* overvoltage protection is implemented based on a threshold of  $V_{VCCmax}$  (25 V typ.).

### *VCC* **wake-up burst (for ICL8810 and ICL8820 only)**

To maintain sufficient *V*<sub>VCC</sub> in burst mode, the controller operates with the following two mechanisms:

- The *VCC* wake-up threshold can trigger a burst start if  $V_{VCC}$  drops to  $V_{VCCwake}$  (7.6 V typ.). The controller continues the burst pulsing until  $V_{\text{VCC}} = V_{\text{VCCburst}}$  (8.1 V typ.).
- The *TD* pin internal pull-up resistor is disabled when  $V_{VCC}$  drops to  $V_{VCCwake}$ , to allow an external start-up circuit to charge  $V_{\text{VCC}}$  to  $V_{\text{VCCburst}}$ .
- *Attention: The VCC wake-up burst control mechanism is intended to work with the VCC voltage supply via the ZCD winding. In case of the VCC voltage is supplied via a winding voltage, which follows a certain ratio of the primary bus voltage, it is a must to ensure that the VCC voltage during burst mode is always higher than V*<sub>VCCburst</sub> maximum value (9.1 V maximum) by a sufficient margin, *especially when the input voltage is low and close to brownout level, so that the VCC wake-up burst mechanism can be avoided, to achieve a good output regulation.*

## **3.11 Flyback output overvoltage protection**

During the transformer demagnetization time, the *ZCD* pin positive peak settled current *I<sub>ZCDpclp</sub>* is internally converted to a current flowing out of the *CS* pin with the conversion ratio  $n_{ZCDOVP}$ . The *CS* pin voltage level at this time is therefore approximately the multiplication of this out-flowing current and the *CS* pin resistance to ground. If this voltage level exceeds the *V*<sub>OCP1</sub> threshold (0.61 V typ.) for more than a blanking time, the flyback OVP is triggered.

Since the *CS* pin series resistor value is very much greater than the primary MOSFET current shunt resistor value, the flyback output OVP level can be adjusted based on the *CS* pin series resistance.



**Figure 19 Flyback secondary output OVP**



Due to this protection, the voltage on *CS* pin is not zero during the transformer demagnetization, but mirrors the reflected output voltage.



### **Figure 20 Flyback CS waveform**

## **3.12 Overtemperature protection**

ICL88xx offers an overtemperature protection using an internal temperature sensor. The overtemperature protection is triggered when internal junction temperature  $T_{\rm j}$  reaches  $\tau$  (130°C typ.).

## **3.13 Open loop protection**

An open feedback loop results in maximum power transfer after the soft start. The flyback output overvoltage protection can be triggered once the overvoltage threshold is exceeded for longer than the related blanking time. This causes an auto-restart.

In the case of an open *VS* pin, due to the *VS* pin sourcing a current of - $I_{VSBias}$  (1 µA typ.) out of the controller during normal operation, the *VS* pin voltage rises. The *VS* pin voltage is compared to the overvoltage comparator threshold *V<sub>VSOVOFFFB</sub>* (2.7 V typ.). If the voltage exceeds the threshold for longer than the related blanking time, the *VS* pin overvoltage protection blocks any switching. A reset may occur if the *VCC* voltage drops below *V<sub>VCCmin</sub>*.



## **3.14 State flow chart and fault reaction**

#### **Flow chart**

The Figure 21 shows the different states of the IC and the conditions to change the state.



#### **Figure 21 State flow chart**

### **Fault reaction**

The controller handles protections as listed in Table 2.

*Note: Some blanking times vary slightly with the line frequency.*





## **3.15 Adjustable functions**

Some features of the controller can be adjusted using external circuitry:

- The maximum power/on-time/operating point can be configured using the *ZCD* pin series resistance to the ZCD/auxiliary winding
- The flyback output overvoltage protection can be configured using the *CS* pin series resistance to the primary MOSFET current shunt resistor.
- Brownin and brownout protection and the related input overvoltage protection
- Primary side overcurrent protection

Refer to the Design Guide for details.



## **4 Electrical characteristics and parameters**

All signals are measured with respect to the ground pin, *GND*. The voltage levels are valid provided that other ratings are not violated.

## **4.1 Absolute maximum ratings**

*Note: Absolute maximum ratings are defined as ratings, which if exceeded may lead to destruction of the integrated circuit. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Maximum ratings are absolute ratings; exceeding only one of these values may cause irreversible damage to the integrated circuit. These values are not tested during production test.*







## **4.2 Operating conditions**

The recommended operating conditions are shown for which the DC electrical characteristics are valid.





## **4.3 DC electrical characteristics**

The electrical characteristics provide the spread of values applicable within the specified supply voltage and junction temperature range. Devices are tested in production at  $T_A = 25^{\circ}$ C. Values have been verified either with simulation models or by device characterization up to 125°C. Typical values represent the median values related to  $T_A = 25^{\circ}$ C.

All voltages refer to *GND*, and the assumed supply voltage is  $V_{VCC}$  = 15 V, if not otherwise specified.

## **4.3.1 Power supply**

### **Table 5 Power supply characteristics**





## **4.3.2 Zero crossing detection**

### **Table 6 Electrical characteristics**



## **4.3.3 Voltage sense**

*Note:*  $R_{\text{TD}}$  *limits from* Table 9 *apply for* Table 7.

## **Table 7 Electrical characteristics**



## **4.3.4 Input voltage detection**

### **Table 8 Electrical characteristics**





## **Table 8 (continued) Electrical characteristics**



## **4.3.5 TD configuration**

## **Table 9 Electrical characteristics**



## **4.3.6 Current sense**

## **Table 10 Electrical characteristics**





## **4.3.7 PWM generation**

### **Table 11 Electrical characteristics**



## **4.3.8 Gate driver**

### **Table 12 Electrical characteristics**



## **4.3.9 Clock oscillators**

### **Table 13 Electrical characteristics**



## **4.3.10 Temperature sensor**

#### **Table 14 Electrical characteristics**





## **5 Package dimensions**

# **5 Package dimensions**

The package dimensions of PG-DSO-8 are provided.



**Figure 22 Package dimensions for PG-DSO-8**

## **ICL88xx Datasheet for ICL8800, ICL8810 and ICL8820**



## **5 Package dimensions**



#### **Figure 23 Tape and reel for PG-DSO-8**

*Note: You can find all of our packages, packing types and other package information on our Infineon Internet page "Products": http://www.infineon.com/products.*

#### **Green Product (RoHS compliant)**

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pbfree finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020). Further information on packages: https://www.infineon.com/packages

## **ICL88xx Datasheet for ICL8800, ICL8810 and ICL8820**



## **6 Glossary**

**6 Glossary**





**7 Revision history**

# **7 Revision history**



## **ICL88xx Datasheet for ICL8800, ICL8810 and ICL8820**



## **7 Revision history**

