

InnoSwitch3-CP Family

Off-Line CV/CC QR Flyback Switcher IC with Integrated Primary Switch, Synchronous Rectification, FluxLink Feedback and Constant Power Profile

Product Highlights

Highly Integrated, Compact Footprint

- Up to 94% efficiency across full load range
- Quasi-Resonant (QR) / CCM flyback controller, high-voltage switch⁴, secondary-side sensing and synchronous rectification driver
- Integrated FluxLink™, HIPOT-isolated, feedback link
- Easily interfaces to load-directed and fast charge protocol ICs
- Constant Power (CP) Profile minimizes charging time with continuous adjustment of output current and voltage
- Accurate CV/CC/CP, independent of external components
- External IS resistor allows custom CC programming
- Instantaneous transient response with 0%-100%-0% load step
- PowiGaN™ technology – up to 100 W without heat sinks (INN3278C, INN3279C and INN3270C)

EcoSmart™ – Energy Efficient

- Less than 30 mW no-load including line sense
- Easily meets all global energy efficiency regulations
- Low heat dissipation

Advanced Protection / Safety Features

- Secondary switch or diode short-circuit protection
- Open SR FET-gate detection
- Fast input line UV/OV protection

Optional Features

- Cable-drop compensation with multiple settings
- Variable output voltage, constant current profiles
- Auto-restart or latching fault response for output OVP/UV
- Multiple output UV fault thresholds
- Latching or hysteretic primary over-temperature protection

Full Safety and Regulatory Compliance

- Reinforced isolation
- Isolation voltage >4000 VAC
- 100% production HIPOT testing
- UL1577 isolation voltage 4000 VAC (max), TUV (EN62368-1), CQC (GB4943.1) and DIN VDE V 0884-11 safety approved
- Excellent noise immunity enables designs that achieve class "A" performance criteria for EN61000-4 suite; EN61000-4-2, 4-3 (30 V/m), 4-4, 4-5, 4-6, 4-8 (100 A/m) and 4-9 (1000 A/m)

Green Package

- Halogen free and RoHS compliant

Applications

- High efficiency flyback designs up to 100 W
- USB PD / QC / proprietary protocol chargers

Description

The InnoSwitch™3-CP family of ICs dramatically simplifies the design and manufacture of flyback power converters, particularly those requiring high efficiency and/or compact size. The InnoSwitch3-CP family incorporates primary and secondary controllers and safety-rated feedback into a single IC.

InnoSwitch3-CP family devices incorporate multiple protection features including line over and undervoltage protection, output overvoltage and over-current limiting, and over-temperature shutdown. Devices are available that support the common combinations of latching and auto-restart behaviors required by applications such as quick charge and USB PD designs. The devices are available with and without cable-drop compensation.




Figure 1. Typical Application Schematic.



Figure 2. High Creepage, Safety-Compliant InSOP-24D Package.




Figure 3. Typical Constant Power Characteristics.

Output Power Table

Product ^{3,4}	230 VAC ± 15%		85-265 VAC	
	Adapter ¹	Open Frame ²	Adapter ¹	Open Frame ²
INN3264C/3274C	20 W	25 W	15 W	20 W
INN3265C/3275C	25 W	30 W	22 W	25 W
INN3266C/3276C	35 W	40 W	27 W	36 W
INN3277C	40 W	45 W	36 W	40 W
INN3267C	45 W	50 W	40 W	45 W
INN3268C	55 W	65 W	50 W	55 W
INN3278C	70 W	75 W	55 W	65 W
INN3279C	80 W	85 W	65 W	75 W
INN3270C	90 W	100 W	75 W	85 W

Table 1. Output Power Table.

Notes:

1. Minimum continuous power in a typical non-ventilated enclosed adapter measured at 40 °C ambient. (package temperature <125 °C).
2. Minimum peak power capability.
3. Package: InSOP-24D.
4. INN326x – 650 V MOSFET, INN3274-77 – 725 V MOSFET, INN3278 / INN3279 / INN3270 – 750 V PowiGaN switch.




Figure 4. Primary Controller Block Diagram.




Figure 5. Secondary Controller Block Diagram.

Pin Functional Description

ISENSE (IS) Pin (Pin 1)

Connection to the power supply output terminals. An external current sense resistor should be connected between this and the GND pin. If current regulation is not required, this pin should be tied to the GND pin.

SECONDARY GROUND (GND) (Pin 2)

GND for the secondary IC. Note this is not the power supply output GND due to the presence of the sense resistor between this and the ISENSE pin.

FEEDBACK (FB) Pin (Pin 3)

Connection to an external resistor divider to set the power supply output voltage.

SECONDARY BYPASS (BPS) Pin (Pin 4)

Connection point for an external bypass capacitor for the secondary IC supply.

SYNCHRONOUS RECTIFIER DRIVE (SR) Pin (Pin 5)

Gate driver for external SR FET. If no SR FET is used connect this pin to GND.

OUTPUT VOLTAGE (VOUT) Pin (Pin 6)

Connected directly to the output voltage, to provide current for the controller on the secondary-side and provide secondary protection.

FORWARD (FWD) Pin (Pin 7)

The connection point to the switching node of the transformer output winding providing information on primary switch timing. Provides power for the secondary-side controller when V_{OUT} is below threshold.

NC Pin (Pin 8-12)

Leave open. Should not be connected to any other pins.

UNDER/OVER INPUT VOLTAGE (V) Pin (Pin 13)

A high-voltage pin connected to the AC or DC side of the input bridge for detecting undervoltage and overvoltage conditions at the power supply input. This pin should be tied to SOURCE pin to disable UV/OV protection.

PRIMARY BYPASS (BPP) Pin (Pin 14)

The connection point for an external bypass capacitor for the primary-side supply. This is also the ILIM selection pin for choosing standard ILIM or ILIM+1.

NC Pin (Pin 15)

Leave open or connect to SOURCE pin or BPP pin.

SOURCE (S) Pin (Pin 16-19)

These pins are the power switch source connection. Also ground reference for primary BYPASS pin.

DRAIN (D) Pin (Pin 24)

Power switch drain connection.



Figure 6. Pin Configuration.

InnoSwitch3-CP Functional Description

The InnoSwitch3-CP combines a high-voltage power switch, along with both primary-side and secondary-side controllers in one device.

The architecture incorporates a novel inductive coupling feedback scheme (FluxLink) using the package lead frame and bond wires to provide a safe, reliable, and cost-effective means to transmit accurate, output voltage and current information from the secondary controller to the primary controller.

The primary controller on InnoSwitch3-CP is a Quasi-Resonant (QR) flyback controller that has the ability to operate in continuous conduction mode (CCM), boundary mode (CrM) and discontinuous conduction mode (DCM). The controller uses both variable frequency and variable current control schemes. The primary controller consists of a frequency jitter oscillator, a receiver circuit magnetically coupled to the secondary controller, a current limit controller, 5 V regulator on the PRIMARY BYPASS pin, audible noise reduction engine for light load operation, bypass overvoltage detection circuit, a lossless input line sensing circuit, current limit selection circuitry, over-temperature protection, leading edge blanking, secondary output diode / SR FET short protection circuit and a power switch.

The InnoSwitch3-CP secondary controller consists of a transmitter circuit that is magnetically coupled to the primary receiver, a constant voltage (CV) and a constant current (CC) control circuit, a 4.4 V regulator on the SECONDARY BYPASS pin, synchronous rectifier FET driver, QR mode circuit, oscillator and timing circuit, and numerous integrated protection features.

Figure 4 and Figure 5 show the functional block diagrams of the primary and secondary controller, highlighting the most important features.

Primary Controller

InnoSwitch3-CP has variable frequency QR controller plus CCM/CrM/DCM operation for enhanced efficiency and extended output power capability.

PRIMARY BYPASS Pin Regulator

The PRIMARY BYPASS pin has an internal regulator that charges the PRIMARY BYPASS pin capacitor to V_{BPP} by drawing current from the DRAIN pin whenever the power switch is off. The PRIMARY BYPASS pin is the internal supply voltage node. When the power switch is on, the device operates from the energy stored in the PRIMARY BYPASS pin capacitor.

In addition, a shunt regulator clamps the PRIMARY BYPASS pin voltage to V_{SHUNT} when current is provided to the PRIMARY BYPASS pin through an external resistor. This allows the InnoSwitch3-CP to be powered externally through a bias winding, decreasing the no-load consumption to less than 30 mW in a 5 V output design.

Primary Bypass ILIM Programming

InnoSwitch3-CP ICs allows the user to adjust current limit (ILIM) settings through the selection of the PRIMARY BYPASS pin capacitor value. A ceramic capacitor can be used.

There are 2 selectable capacitor sizes - 0.47 μ F and 4.7 μ F for setting standard and increased ILIM settings respectively.

Primary Bypass Undervoltage Threshold

The PRIMARY BYPASS pin undervoltage circuitry disables the power switch when the PRIMARY BYPASS pin voltage drops below ~ 4.5 V ($V_{BPP} - V_{BP(H)}$) in steady-state operation. Once the PRIMARY BYPASS pin voltage falls below this threshold, it must rise to V_{SHUNT} to re-enable turn-on of the power switch.

Primary Bypass Output Overvoltage Function

The PRIMARY BYPASS pin has a latching/auto-restart OV protection feature depending on H code. A Zener diode in parallel with the resistor in series with the PRIMARY BYPASS pin capacitor is typically used to detect an overvoltage on the primary bias winding and activate the protection mechanism. In the event that the current into the PRIMARY BYPASS pin exceeds ISD, the device will latch-off or disable the power switch switching for a time $t_{AR(OFF)}$, after which time the controller will restart and attempt to return to regulation (see Secondary Fault Response in the Feature Code Addendum).

VOU OV protection is also included as an integrated feature on the secondary controller (see Output Voltage Protection).

Over-Temperature Protection

The thermal shutdown circuitry senses the primary switch die temperature. The threshold is set to T_{SD} with either a hysteretic or latch-off response depending on H code.

Hysteretic response: If the die temperature rises above the threshold, the power switch is disabled and remains disabled until the die temperature falls by $T_{SD(H)}$ at which point switching is re-enabled. A large amount of hysteresis is provided to prevent over-heating of the PCB due to a continuous fault condition.

Latch-off response: If the die temperature rises above the threshold the power switch is disabled. The latching condition is reset by bringing the PRIMARY BYPASS pin below $V_{BPP(RESET)}$ or by going below the UNDER/OVER INPUT VOLTAGE pin UV (I_{UV}) threshold.




Figure 7. Normalized Primary Current vs. Frequency.

Current Limit Operation

The primary-side controller has a current limit threshold ramp that is linearly decreasing to the time from the end of the previous primary switching cycle (i.e. from the time the primary switch turns off at the end of a switching cycle).

This characteristic produces a primary current limit that increases as the switching frequency (load) increases (Figure 7).

This algorithm enables the most efficient use of the primary switch with the benefit that this algorithm responds to digital feedback information immediately when a feedback switching cycle request is received.

At high load, switching cycles have a maximum current approaching 100% I_{LIM} . This gradually reduces to 30% of the full current limit as load decreases. Once 30% current limit is reached, there is no further reduction in current limit (since this is low enough to avoid audible noise). The time between switching cycles will continue to increase as load reduces.

Jitter

The normalized current limit is modulated between 100% and 95% at a modulation frequency of f_M . This results in a frequency jitter of ~ 7 kHz with average frequency of ~ 100 kHz.

Auto-Restart

In the event a fault condition occurs (such as an output overload, output short-circuit, or external component/pin fault), the InnoSwitch3-CP enters auto-restart (AR) or latches off. The latching condition is reset by bringing the PRIMARY BYPASS pin below ~ 3 V or by going below the UNDER/OVER INPUT VOLTAGE pin UV (I_{UV}) threshold.

In auto-restart, switching of the power switch is disabled for $t_{AR(OFF)}$. There are 2 ways to enter auto-restart:

1. Continuous secondary requests at above the overload detection frequency f_{OVL} (~ 110 kHz) for longer than 82 ms (t_{AR}).
2. No requests for switching cycles from the secondary for $> t_{AR(SK)}$.

The second is included to ensure that if communication is lost, the primary tries to restart. Although this should never be the case in normal operation, it can be useful when system ESD events (for example) causes a loss of communication due to noise disturbing the secondary controller. The issue is resolved when the primary restarts after an auto-restart off-time.

The auto-restart is reset as soon as an AC reset occurs.

SOA Protection

In the event that there are two consecutive cycles where the I_{LM} is reached within ~ 500 ns (the blanking time + current limit delay time) (including leading edge current spike), the controller will skip 2.5 cycles or $\sim 25 \mu s$ (based on full frequency of 100 kHz). This provides sufficient time for the transformer to reset with large capacitive loads without extending the start-up time.

Secondary Rectifier/SR Switch Short Protection (SRS)

In the event that the output diode or SR FET is short-circuited before or during the primary conduction cycle, the drain current (prior to the end of the leading edge blanking time) can be much higher than the maximum current limit threshold. If the controller turns the high-voltage power switch off, the resulting peak drain voltage could exceed the rated BV_{DSS} of the device, resulting in catastrophic failure even with minimum on-time.

To address this issue, the controller features a circuit that reacts when the drain current exceeds the maximum current limit threshold prior to the end of leading-edge blanking time. If the leading-edge current exceeds current limit within a cycle (200 ns), the primary controller will trigger a $30 \mu s$ off-time event. SOA mode is triggered if there are two consecutive cycles above current limit within t_{LES} (~ 500 ns). SRS mode also triggers $t_{AR(OFF)SH}$ off-time, if the current limit is reached within 200 ns after a $30 \mu s$ off-time.

SRS Protection is not available in PowiGaN devices INN3x79C and INN3270C.

Input Line Voltage Monitoring

The UNDER/OVER INPUT VOLTAGE pin is used for input undervoltage and overvoltage sensing and protection.

A sense resistor is tied between the high-voltage DC bulk capacitor after the bridge (or to the AC side of the bridge rectifier for fast AC reset) and the UNDER/OVER INPUT VOLTAGE pin to enable this functionality. This function can be disabled by shorting the UNDER/OVER INPUT VOLTAGE pin to SOURCE pin.

At power-up, after the primary bypass capacitor is charged and the ILIM state is latched, and prior to switching, the state of the UNDER/OVER INPUT VOLTAGE pin is checked to confirm that it is above the brown-in and below the overvoltage shutdown thresholds.

In normal operation, if the UNDER/OVER INPUT VOLTAGE pin current falls below the brown-out threshold and remains below brown-in for longer than $t_{UV,r}$ the controller enters auto-restart. Switching will only resume once the UNDER/OVER INPUT VOLTAGE pin current is above the brown-in threshold.

In the event that the UNDER/OVER INPUT VOLTAGE pin current is above the overvoltage threshold, the controller will also enter auto-restart. Again, switching will only resume once the UNDER/OVER INPUT VOLTAGE pin current has returned to within its normal operating range.

The input line UV/OV function makes use of an internal high-voltage switch on the UNDER/OVER INPUT VOLTAGE pin to reduce power consumption. If the cycle off-time t_{OFF} is greater than $50 \mu s$, the internal high-voltage switch will disconnect the external sense resistor from the internal IC to eliminate current drawn through the sense resistor. The line sensing function will activate again at the beginning of the next switching cycle.




Figure 8. Primary-Secondary Handshake Flowchart.

Primary-Secondary Handshake

At start-up, the primary-side initially switches without any feedback information (this is very similar to the operation of a standard TOPSwitch™, TinySwitch™ or LinkSwitch™ controllers).

If no feedback signals are received during the auto-restart on-time (t_{AR}), the primary goes into auto-restart mode. Under normal conditions, the secondary controller will power-up via the FORWARD pin or from the OUTPUT VOLTAGE pin and take over control. From this point onwards the secondary controls switching.

If the primary controller stops switching or does not respond to cycle requests from the secondary during normal operation (when the secondary has control), the handshake protocol is initiated to ensure that the secondary is ready to assume control once the primary begins to switch again. An additional handshake is also triggered if the secondary detects that the primary is providing more cycles than were requested.

The most likely event that could require an additional handshake is when the primary stops switching as the result of a momentary line brown-out event. When the primary resumes operation, it will default to a start-up condition and attempt to detect handshake pulses from the secondary.

If the secondary does not detect that the primary responds to switching requests for 8 consecutive cycles, or if the secondary detects that the primary is switching without cycle requests for 4 or more consecutive cycles, the secondary controller will initiate a second handshake sequence. This provides additional protection against cross-conduction of the SR FET while the primary is switching. This protection mode also prevents an output overvoltage condition in the event that the primary is reset while the secondary is still in control.

Wait and Listen

When the primary resumes switching after initial power-up recovery from an input line voltage fault (UV or OV) or an auto-restart event, it will assume control and require a successful handshake to relinquish control to the secondary controller.

As an additional safety measure the primary will pause for an auto-restart on-time period, t_{AR} (~82 ms), before switching. During this "wait" time, the primary will "listen" for secondary requests. If it sees two consecutive secondary requests, separated by ~30 μ s, the primary will infer secondary control and begin switching in slave mode. If no pulses occurs during the t_{AR} "wait" period, the primary will begin switching under primary control until handshake pulses are received.

Audible Noise Reduction Engine

The InnoSwitch3-CP features an active audible noise reduction mode whereby the controller (via a "frequency skipping" mode of operation) avoids the resonant band (where the mechanical structure of the power supply is most likely to resonate – increasing noise amplitude) between 5 kHz and 12 kHz - 200 μ s and 83 μ s period respectively. If a secondary controller switch request occurs within this time window from the last conduction cycle, the gate drive to the power switch is inhibited.

Secondary Controller

As shown in the block diagram in Figure 5, the IC is powered by a 4.4 V (V_{BPS}) regulator which is supplied by either VOUT or FWD. The SECONDARY BYPASS pin is connected to an external decoupling capacitor and fed internally from the regulator block.

The FORWARD pin also connects to the negative edge detection block used for both handshaking and timing to turn on the SR FET connected to the SYNCHRONOUS RECTIFIER DRIVE pin. The FORWARD pin voltage is used to determine when to turn off the SR FET in discontinuous conduction mode operation. This is when the voltage across the $R_{DS(ON)}$ of the SR FET drops below zero volts.

In continuous conduction mode (CCM) the SR FET is turned off when the feedback pulse is sent to the primary to demand the next switching cycle, providing excellent synchronous operation, free of any overlap for the FET turn-off.

The mid-point of an external resistor divider network between the OUTPUT VOLTAGE and SECONDARY GROUND pins is tied to the FEEDBACK pin to regulate the output voltage. The internal voltage comparator reference voltage is V_{FB} (1.265 V).

The external current sense resistor connected between ISENSE and SECONDARY GROUND pins is used to regulate the output current in constant current regulation mode.

Minimum Off-Time

The secondary controller initiates a cycle request using the inductive-connection to the primary. The maximum frequency of secondary-

cycle requests is limited by a minimum cycle off-time of $t_{OFF(MIN)}$. This is in order to ensure that there is sufficient reset time after primary conduction to deliver energy to the load.

Maximum Switching Frequency

The maximum switch-request frequency of the secondary controller is f_{SREQ} .

Frequency Soft-Start

At start-up the primary controller is limited to a maximum switching frequency of f_{SW} and 75% of the maximum programmed current limit at the switch-request frequency of 100 kHz.

The secondary controller temporarily inhibits the FEEDBACK short protection threshold ($V_{FB(OFF)}$) until the end of the soft-start ($t_{SS(RAMP)}$) time. After hand-shake is completed the secondary controller linearly ramps up the switching frequency from f_{SW} to f_{SREQ} over the $t_{SS(RAMP)}$ time period.

In the event of a short-circuit or overload at start-up, the device will move directly into CC (constant-current) mode. The device will go into auto-restart (AR), if the output voltage does not rise above the $V_{FB(AR)}$ threshold before the expiration of the soft-start timer ($t_{SS(RAMP)}$) after handshake has occurred.

The secondary controller enables the FEEDBACK pin-short protection mode ($V_{FB(OFF)}$) at the end of the $t_{SS(RAMP)}$ time period. If the output short maintains the FEEDBACK pin below the short-circuit threshold, the secondary will stop requesting pulses triggering an auto-restart cycle.

If the output voltage reaches regulation within the $t_{SS(RAMP)}$ time period, the frequency ramp is immediately aborted and the secondary controller is permitted to go full frequency. This will allow the controller to maintain regulation in the event of a sudden transient loading soon after regulation is achieved. The frequency ramp will only be aborted if quasi-resonant-detection programming has already occurred.

Maximum Secondary Inhibit Period

Secondary requests to initiate primary switching are inhibited to maintain operation below maximum frequency and ensure minimum off-time. Besides these constraints, secondary-cycle requests are also inhibited during the "ON" time cycle of the primary switch (time between the cycle request and detection of FORWARD pin falling edge). The maximum time-out in the event that a FORWARD pin falling edge is not detected after a cycle requested is ~30 μ s.

Output Voltage Protection

In the event that the sensed voltage on the FEEDBACK pin is 2% higher than the regulation threshold, a bleed current of ~2.5 mA (3 mA max) is applied on the OUTPUT VOLTAGE pin (weak bleed). This bleed current increases to ~200 mA (strong bleed) in the event that the FEEDBACK pin voltage is raised beyond ~10% of the internal FEEDBACK pin reference voltage. The current sink on the OUTPUT VOLTAGE pin is intended to discharge the output voltage after momentary overshoot events. The secondary does not relinquish control to the primary during this mode of operation.

If the voltage on the FEEDBACK pin is sensed to be 20% higher than the regulation threshold, a command is sent to the primary to either latch-off or begin an auto-restart sequence (see Secondary Fault Response in Feature Code Addendum). This integrated V_{OUT} OVP can be used independently from the primary sensed OVP or in conjunction.

FEEDBACK Pin Short Detection

If the sensed FEEDBACK pin voltage is below $V_{FB(OFF)}$ at start-up, the secondary controller will complete the handshake to take control of the primary complete $t_{SS(RAMP)}$ and will stop requesting cycles to initiate auto-restart (no cycle requests made to primary for longer than $t_{AR(SK)}$ second triggers auto-restart).




Figure 9. Cable Drop Compensation Characteristics.

During normal operation, the secondary will stop requesting pulses from the primary to initiate an auto-restart cycle when the FEEDBACK pin voltage falls below the $V_{FB(OFF)}$ threshold. The deglitch filter on the protection mode is on for less than $\sim 10 \mu s$. By this mechanism, the secondary will relinquish control after detecting that the FEEDBACK pin is shorted to ground.

Cable Drop Compensation (CDC)

The amount of cable drop compensation is a function of the load with respect to the constant current regulation threshold as illustrated in Figure 9.

Auto-Restart Thresholds

The FEEDBACK pin or OUTPUT VOLTAGE pin includes a comparator to detect when the feedback voltage or output voltage falls below $V_{FB(AR)}$ or $V_{VOUT(AR)}$ for a duration exceeding $t_{FB(AR)}$ or $t_{VOUT(AR)}$ respectively. The secondary controller will relinquish control when this fault condition is detected. This threshold is meant to limit the range of constant current (CC) operation and is included to support high power charger applications.

SECONDARY BYPASS Pin Overvoltage Protection

The InnoSwitch3-CP secondary controller features a SECONDARY BYPASS pin OV feature similar to the PRIMARY BYPASS pin OV feature. When the secondary is in control, in the event that the SECONDARY BYPASS pin current exceeds $I_{BPS(SD)}$ ($\sim 7 \text{ mA}$) the secondary will send a command to the primary to initiate an auto-restart off-time ($t_{AR(OFF)}$) or latch-off (see Secondary Fault Response in Feature Code Addendum).

Output Constant Current and Constant Power Regulation

The InnoSwitch3-CP regulates the output current through an external current sense resistor between the ISENSE and SECONDARY GROUND pins and also controls output power in conjunction with the




Figure 10. Intelligent Quasi-Resonant Mode Switching.

output voltage sensed on the OUTPUT VOLTAGE pin. If constant current regulation is not required, the ISENSE pin must be tied to the SECONDARY GROUND pin. The InnoSwitch3-CP has constant current regulation below the V_{PK} threshold, and a constant output power profile above the V_{PK} threshold. The transition between CP and CC is set by the V_{PK} threshold and the set constant current is programmed by the resistor between the ISENSE and SECONDARY GROUND pins.

SR Disable Protection

In each cycle SR is only engaged if a set cycle was requested by the secondary controller and the negative edge is detected on the FORWARD pin. In the event that the voltage on the ISENSE pin exceeds approximately 3 times the CC threshold, the SR FET drive is disabled until the surge current has diminished to nominal levels.

SR Static Pull-Down

To ensure that the SR gate is held low when the secondary is not in control, the SYNCHRONOUS RECTIFIER DRIVE pin has a nominally "ON" device to pull the pin low and reduce any voltage on the SR gate due to capacitive coupling from the FORWARD pin.

Open SR Protection

In order to protect against an open SYNCHRONOUS RECTIFIER DRIVE pin system fault the secondary controller has a protection mode to ensure the SYNCHRONOUS RECTIFIER DRIVE pin is connected to an external FET. If the external capacitance on the SYNCHRONOUS RECTIFIER DRIVE pin is below 100 pF, the device will assume the SYNCHRONOUS RECTIFIER DRIVE pin is "open" and there is no FET to drive. If the pin capacitance detected is above 100 pF, the controller will assume an SR FET is connected.

In the event the SYNCHRONOUS RECTIFIER DRIVE pin is detected to be open, the secondary controller will stop requesting pulses from the primary to initiate auto-restart.

If the SYNCHRONOUS RECTIFIER DRIVE pin is tied to ground at start-up, the SR drive function is disabled and the open SYNCHRONOUS RECTIFIER DRIVE pin protection mode is also disabled.

Intelligent Quasi-Resonant Mode Switching

In order to improve conversion efficiency and reduce switching losses, the InnoSwitch3-CP features a means to force switching when the voltage across the primary switch is near its minimum voltage when the converter operates in discontinuous conduction mode (DCM). This mode of operation is automatically engaged in DCM and disabled once the converter moves to continuous-conduction mode (CCM).

Rather than detecting the magnetizing ring valley on the primary-side, the peak voltage of the FORWARD pin voltage as it rises above the output voltage level is used to gate secondary requests to initiate the switch "ON" cycle in the primary controller.

The secondary controller detects when the controller enters in discontinuous-mode and opens secondary cycle request windows corresponding to minimum switching voltage across the primary power switch.

Quasi-Resonant (QR) mode is enabled for 20 μ s after DCM is detected or when ring amplitude (pk-pk) >2 V. Afterwards, QR switching is disabled, at which point switching may occur at any time a secondary request is initiated.

The secondary controller includes blanking of $\sim 1 \mu$ s to prevent false detection of primary "ON" cycle when the FORWARD pin rings below ground. See Figure 10.

Applications Example




Figure 11. 5 V, 3 A ; 9 V, 3 A ; 15 V, 3 A USB PD 2.0 Compliant Adapter.

The circuit shown in Figure 11 is a 5 V, 3 A ; 9 V, 3 A ; 15 V, 3 A USB PD 2.0 compliant adapter using INN3268C. This design is DOE Level 6 and EC CoC 5 compliant.

Common mode chokes L1 and L2 provide attenuation for EMI. Bridge rectifiers BR1 and BR2 rectify the AC line voltage and provide a full wave rectified DC. Thermistor RT1 limits the inrush current when the power supply is connected to the input AC supply. Fuse F1 isolates the circuit and provides protection from component failure.

One end of the transformer primary is connected to the rectified DC bus; the other is connected to the drain terminal of the integrated switch in the InnoSwitch3-CP IC (U1).

A low cost RCD clamp formed by diode D1, resistors R2 and R5 and capacitor C4 limits the peak drain voltage of U1 at the instant of turn off of the switch inside U1. The clamp helps to dissipate the energy stored in the leakage reactance of transformer T1.

The InnoSwitch3-CP IC is self-starting, using an internal high-voltage current source to charge the PRIMARY BYPASS pin capacitor (C15) when AC is first applied. During normal operation, the primary-side block is powered from an auxiliary winding on the transformer T1. Output of the auxiliary (or bias) winding is rectified using diode D3 and filtered using capacitor C14. Resistors R15 and R20 along with Q7 and VR2 form a linear regulator circuit to control the current supplied to the PRIMARY BYPASS pin of U1 irrespective of the output voltage. The Zener VR1 along with resistor R14 and diode D2 provide a latching OVP in the event of an output overvoltage condition.

In a flyback converter, output of the auxiliary winding tracks the output voltage of the converter. In the event of an overvoltage on the output of the converter, the auxiliary winding voltage increases and causes VR1 to breakdown. This puts current into the PRIMARY BYPASS pin of U1. If the current into the PRIMARY BYPASS pin increases above the I_{SD} threshold, the InnoSwitch3-CP controller will latch-off, preventing any further increase in output voltage.

The secondary-side controller of the InnoSwitch3-CP IC provides output voltage sensing and output current sensing as well as driving the synchronous rectification FET. The secondary output from the transformer is rectified by FET Q3 and filtered by capacitors C6 and C7. High frequency ringing during switching transients that would otherwise create radiated EMI is reduced via an RC snubber, R8 and C8.

The gate of Q3 is turned on by the secondary-side controller inside U1, based on the voltage (sensed via resistor R13) fed to the FORWARD pin of the IC.

In continuous conduction mode, the FET is turned off prior to the secondary-side's requesting the start of a new switching cycle from the primary. The power FET is turned off when the voltage drop across the FET falls below a threshold of $V_{SR(TH)}$. Secondary-side control of the primary-side power switch avoids any possibility of cross conduction of the two switches and provides extremely reliable synchronous rectification.

The secondary-side of the IC is self-powered from either the output winding forward voltage or the output voltage. Capacitor C10, connected to the SECONDARY BYPASS pin of IC U1 provides decoupling for the internal circuitry.

During CC operation, when the output voltage falls, the device will directly power itself from the secondary winding. During the on-time of the primary-side power switch, the forward voltage that appears across the secondary winding is used to charge the decoupling capacitor C10 via resistor R13 and an internal regulator. This allows output current regulation to be maintained down to ~3.4 V. Output current is sensed by monitoring the voltage drop across resistor R21 between the IS and SECONDARY GROUND pins. A threshold of approximately 35 mV reduces losses. Once the internal current sense threshold is exceeded the device regulates the number of switch pulses to maintain a fixed output current.

Below the CC threshold, the device operates in constant voltage mode. Output voltage is regulated so as to achieve a voltage of 1.265 V on the FEEDBACK pin. Capacitor C11 provides noise filtering of the signal at the FEEDBACK pin.

In this design, a Cypress CYPD2134 (U2) IC is the USB Type-C and PD controller used. The output of the power conversion stage powers the Cypress device through its VCC pin.

Resistors R23 and R24 of the PD controller stage sense the output of power stage to provide voltage feedback to the PD controller. Output

voltage is changed to 15 V, 9 V or 5 V when sink requests for the same. To change the output to 15 V, GPI07 of IC U2 goes low and adds resistor R19 in parallel to the bottom resistor of the feedback divider network.

USB PD protocol is communicated over either the CC1 or CC2 line depending on the orientation of the Type-C plug. P-channel switch Q1 and Q2 form the bus-switch and allow the USB Type-C receptacle to go "cold-socket" when no device is attached to the charger as per the USB Type-C specification.




Figure 12. 5 V / 3 A, 9 V / 3 A, 15 V / 3 A, 20 V / 3 A USB PD 3.0 adapter.

The circuit shown in Figure 12 is a USB PD 3.0 based adapter design delivering 5 V / 3 A, 9 V / 3 A, 15 V / 3 A, 20 V / 3 A using INN3279C. This design is DOE Level 6 and EC CoC 5 compliant.

Fuse F1 isolates the circuit and provides protection from component failure, and the common mode choke L1 and L2 with capacitor C1 attenuation for EMI. Bridge rectifier BR1 rectifies the AC line voltage and provides a full wave rectified DC across the filter capacitor C2. Capacitor C3 is used to mitigate the common mode EMI.

Resistors R1 and R2 along with U3 discharges capacitor C1 when the power supply is disconnected from AC mains.

One end of the transformer (T1) primary is connected to the rectified DC bus; the other is connected to the drain terminal of the switch inside the InnoSwitch3-CP IC (U1). Resistors R4 and R5 provide Input voltage sense protection for under voltage and over voltage conditions.

A low cost RCD clamp formed by diode D1, resistors R6, R7, R8, and R9, and capacitor C4 limits the peak drain voltage of U1 at the instant of turn off of the switch inside U1. The clamp helps to dissipate the energy stored in the leakage reactance of transformer T1.

The IC is self-starting, using an internal high-voltage current source to charge the BPP pin capacitor (C6) when AC is first applied. During normal operation the primary side block is powered from an auxiliary winding on the transformer T1. Output of the auxiliary (or bias) winding is rectified using diode D2 and filtered using capacitor C5. In USB PD or rapid charge applications, the output voltage range is very wide. In the given example, adapter would need to support 5 V, 9 V, 15 V and 20 V. Such a wide output voltage variation results in a large change in bias winding output voltage as well. A linear regulator circuit is generally required to limit the current injected into the PRIMARY BYPASS pin of the InnoSwitch3-CP. Transistor Q1, Zener diode VR2 and resistor R13 forms a linear regulator. Resistor R14 limits the current being supplied to the BPP pin of the InnoSwitch3-CP IC (U1).

Zener diode VR1 along with R15 offers primary sensed output over voltage protection. In a flyback converter, output of the auxiliary winding tracks the output voltage of the converter. In case of over voltage at output of the converter, the auxiliary winding voltage increases and causes breakdown of VR1 which then causes a current to flow into the BPP pin of InnoSwitch3-CP IC U1. If the current flowing into the BPP pin increases above the I_{SD} threshold, the U1 controller will latch off and prevent any further increase in output voltage.

The secondary-side of the INN3279C IC provides output voltage, output current sensing and drive to a MOSFET providing synchronous rectification. The secondary of the transformer is rectified by SR FET Q2 and filtered by capacitors C12 and C13A. High frequency ringing during switching transients that would otherwise create radiated EMI is reduced via a RCD snubber R19, C8 and D4. Diode D4 was used to minimize the dissipation in resistor R19.

The gate of Q2 is turned on by secondary-side controller inside IC U1, based on the winding voltage sensed via resistor R16 and fed into the FWD pin of the IC.

In continuous conduction mode of operation, the MOSFET is turned off just prior to the secondary-side commanding a new switching cycle from the primary. In discontinuous mode of operation, the power MOSFET is turned off when the voltage drop across the MOSFET falls below a threshold of $V_{SR(TH)}$. Secondary-side control of the primary-side power switch avoids any possibility of cross conduction of the two switches and provides extremely reliable synchronous rectification.

The secondary-side of the IC U1 is self-powered from either the secondary-winding forward voltage or the output voltage. Capacitor C9 connected to the BPS pin of IC U1 provides decoupling for the internal circuitry. When the output voltage is below 5 V during startup, the device will directly power itself from the secondary winding. During the on-time of the primary-side power MOSFET, the forward voltage that appears across the secondary winding is used to charge the decoupling capacitor C9 via resistor R16 and an internal regulator.

Below the CC threshold, the device operates in constant voltage mode. During constant voltage mode operation, output voltage regulation is achieved through sensing the output voltage via divider resistors R15 and R16. The voltage across R16 is fed into the FB pin with an internal reference voltage threshold of 1.265 V. Output voltage is regulated so as to achieve a voltage of 1.265 V on the FB pin. Capacitor C13 provides noise filtering of the signal at the FB pin.

In this design, WT6615F (U2) is the USB Type-C and PD controller. Output of the InnoSwitch3-CP powers the WT6615F device. P-MOSFET Q3 makes the USB Type-C receptacle cold socket when no device is attached to the charger as per the USB Type-C specification. The gate of the P-MOSFET Q3 is directly driven by the WT6615F IC. The discharge of the VBUS output after Q3 is also internally done by WT6615F IC.

Resistors R20 and R21 form the feedback divider network to sense the output voltage and provide feedback to InnoSwitch3-CP. Resistors R33, R34, Q4, R42 and U2 work together to inject current into the resistor R21 and thereby cause a change in the output voltage when there is a request through CC1 and CC2 lines for the same. The default output voltage is maintained at 5 V.

USB PD protocol is communicated over either CC1 or CC2 line depending on the orientation in which Type-C plug is connected.

Output current is sensed by monitoring the voltage drop across resistor R18 between the IS and SECONDARY GROUND pins of InnoSwitch3-CP with a maximum I_{SVTH} threshold of approximately 35 mV to reduce losses. This threshold sets the maximum CC threshold for the power supply. C12 provides filtering on the IS pin from external noise. Output current is also sensed by U2 by monitoring the voltage drop across resistor R18 connected between IS pin of InnoSwitch3-CP and IS+ pin of U2. WT6615F can adjust the CC threshold to any value between the maximum threshold and 1 A depending on the PDO request it receives from the sink side.

Key Application Considerations

Output Power Table

The data sheet output power table (Table 1) represents the maximum practical continuous output power level that can be obtained under the following conditions:

1. The minimum DC input voltage is 90 V or higher for 85 VAC input, 220 V or higher for 230 VAC input or 115 VAC with a voltage-doubler. Input capacitor voltage should be sized to meet these criteria for AC input designs.
2. Efficiency assumptions depend on power level. Smallest device power level assumes efficiency >84% increasing to >89% for the largest device.
3. Transformer primary inductance tolerance of $\pm 10\%$.
4. Reflected output voltage (VOR) is set to maintain $K_p = 0.8$ at minimum input voltage for universal line and $K_p = 1$ for high input line designs (for thermally constrained environment efficiency should be >92% with larger devices).
5. Maximum conduction losses for adapters is limited to 0.6 W, 0.8 W for open frame designs.
6. Increased current limit is selected for peak and open frame power columns and standard current limit for adapter columns.
7. The part is board mounted with SOURCE pins soldered to a sufficient area of copper and/or a heat sink to keep the SOURCE pin temperature at or below 110 °C.
8. Ambient temperature of 50 °C for open frame designs and 40 °C for sealed adapters.
9. Below a value of 1, K_p is the ratio of ripple to peak primary current. To prevent reduced power delivery, due to premature termination of switching cycles, a transient K_p limit of ≥ 0.25 is recommended. This prevents the initial current limit (I_{INT}) from being exceeded at switch turn-on.

Primary-Side Overvoltage Protection (Latch-Off/Auto-Restart Mode)

Primary-side output overvoltage protection provided by the InnoSwitch3-CP IC uses an internal protection depending on H code that is triggered by a threshold current of I_{SD} into the PRIMARY BYPASS pin. In addition to an internal filter, the PRIMARY BYPASS pin capacitor forms an external filter helping noise immunity. For the bypass capacitor to be effective as a high frequency filter, the capacitor should be located as close as possible to the SOURCE and PRIMARY BYPASS pins of the device.

The primary sensed OVP function can be realized by connecting a series combination of a Zener diode, a resistor and a blocking diode from the rectified and filtered bias winding voltage supply to the

PRIMARY BYPASS pin. The rectified and filtered bias winding output voltage may be higher than expected (up to 1.5X or 2X the desired value) due to poor coupling of the bias winding with the output winding and the resulting ringing on the bias winding voltage waveform. It is therefore recommended that the rectified bias winding voltage be measured. This measurement should be ideally done at the lowest input voltage and with highest load on the output. This measured voltage should be used to select the components required to achieve primary sensed OVP. It is recommended that a Zener diode with a clamping voltage approximately 6 V lower than the bias winding rectified voltage at which OVP is expected to be triggered be selected. A forward voltage drop of 1 V can be assumed for the blocking diode. A small signal standard recovery diode is recommended. The blocking diode prevents any reverse current discharging the bias capacitor during start-up. Finally, the value of the series resistor required can be calculated such that a current higher than I_{SD} will flow into the PRIMARY BYPASS pin during an output overvoltage.

Reducing No-Load Consumption

The InnoSwitch3-CP IC can start in self-powered mode, drawing energy from the BYPASS pin capacitor charged through an internal current source. Use of a bias winding is however required to provide (I_{SI}) supply current to the PRIMARY BYPASS pin once the InnoSwitch3-CP IC has started switching. An auxiliary (bias) winding provided on the transformer serves this purpose. A bias winding driver supply to the PRIMARY BYPASS pin enables design of power supplies with no-load power consumption less than 15 mW. Resistor R20 shown in Figure 11 should be adjusted to achieve the lowest no-load input power.

Secondary-Side Overvoltage Protection (Auto-Restart Mode)

The secondary-side output overvoltage protection provided by the InnoSwitch3-CP IC uses an internal auto restart circuit that is triggered by an input current exceeding a threshold of $I_{BPS(SD)}$ into the SECONDARY BYPASS pin. The direct output sensed OVP function can be realized by connecting a Zener diode from the output to the SECONDARY BYPASS pin. The Zener diode voltage needs to be the difference between $1.25 \times V_{OUT}$ and 4.4 V – the SECONDARY BYPASS pin voltage. It is necessary to add a low value resistor in series with the OVP Zener diode to limit the maximum current into the SECONDARY BYPASS pin.

Selection of Components

Components for InnoSwitch3-CP Primary-Side Circuit

BPP Capacitor

A capacitor connected from the PRIMARY BYPASS pin of the InnoSwitch3-CP IC to GND provides decoupling for the primary-side controller and also selects current limit. A 0.47 μF or 4.7 μF capacitor may be used. Though electrolytic capacitors can be used, often surface mount multi-layer ceramic capacitors are preferred for use on double sided boards as they enable placement of capacitors close to the IC. Their small size also makes it ideal for compact power supplies. At least 10 V, 0805 or larger size rated X5R or X7R dielectric capacitors are recommended to ensure that minimum capacitance requirements are met. The ceramic capacitor type designations, such as X7R, X5R from different manufacturers or different product families do not have the same voltage coefficients. It is recommended that capacitor datasheets be reviewed to ensure that the selected capacitor will not have more than 20% drop in capacitance at 5 V. Do not use Y5U or Z5U / 0603 rated MLCC due to this type of SMD ceramic capacitor has very poor voltage and temperature coefficient characteristics.

Bias Winding and External Bias Circuit

The internal regulator connected from the DRAIN pin of the switch to the PRIMARY BYPASS pin of the InnoSwitch3-CP primary-side

controller charges the capacitor connected to the PRIMARY BYPASS pin to achieve start-up. A bias winding should be provided on the transformer with a suitable rectifier and filter capacitor to create a bias supply that can be used to supply at least 1 mA of current to the PRIMARY BYPASS pin.

The turns ratio for the bias winding should be selected such that 7 V is developed across the bias winding at the lowest rated output voltage of the power supply at the lowest load condition. If the voltage is lower than this, no-load input power will increase.

In USB PD or rapid charge applications, the output voltage range is very wide. For example, a 45 W adapter would need to support 5 V, 9 V and 15 V and a 100 W adapter would have output voltages selectable from 5 V to 20 V. Such a wide output voltage variation results in a large change in bias winding output voltage as well. A linear regulator circuit is generally required to limit the current injected into the PRIMARY BYPASS pin of the InnoSwitch3-CP (as shown in Figure 11).

The bias current from the external circuit should be set to $I_{SI(MAX)}$ to achieve lowest no-load power consumption when operating the power supply at 230 VAC input, ($V_{BPP} > 5 V$). A glass passivated standard recovery rectifier diode with low junction capacitance is recommended to avoid the snappy recovery typically seen with fast or ultrafast diodes that can lead to higher radiated EMI.

An aluminum capacitor of at least 22 μF with a voltage rating 1.2 times greater than the highest voltage developed across the capacitor is recommended. Highest voltage is typically developed across this capacitor when the supply is operated at the highest rated output voltage and load with the lowest input AC supply voltage.

Line UV and OV Protection

Resistors connected from the UNDER/OVER INPUT VOLTAGE pin to the DC bus enable sensing of input voltage to provide line undervoltage and overvoltage protection. For a typical universal input application, a resistor value of 3.8 M Ω is recommended. Figure 18 shows circuit configurations that enable either the line UV or the line OV feature only to be enabled.

InnoSwitch3-CP features a primary sensed OV protection feature that can be used to latch-off the power supply. Once the power supply is latched off, it can be reset if the UNDER/OVER INPUT VOLTAGE pin current is reduced to zero. Once the power supply is latched off, even after the input supply is turned off, it can take considerable amount of time to reset the InnoSwitch3-CP controller as the energy stored in the DC bus will continue to provide current to the controller. A fast AC reset can be achieved using the modified circuit configuration shown in Figure 19. The voltage across capacitor C_s reduces rapidly after input supply is disconnected reducing current into the INPUT VOLTAGE MONITOR pin of the InnoSwitch3-CP IC and resetting the InnoSwitch3-CP controller.

Primary Sensed OVP (Overvoltage Protection)

The voltage developed across the output of the bias winding tracks the power supply output voltage. Though not precise, a reasonably accurate detection of the amplitude of the output voltage can be achieved by the primary-side controller using the bias winding voltage. A Zener diode connected from the bias winding output to the PRIMARY BYPASS pin can reliably detect a secondary overvoltage fault and cause the primary-side controller to latch-off/auto-restart depending on H code. It is recommended that the highest voltage at the output of the bias winding should be measured for normal steady-state conditions (at full load and lowest input voltage) and also under transient load conditions. A Zener diode rated for 1.25 times this measured voltage will typically ensure that OVP protection will only operate in case of a fault.

Primary-Side Snubber Clamp

A snubber circuit should be used on the primary-side as shown in Figure 11. This prevents excess voltage spikes at the drain of the switch at the instant of turn-off of the switch during each switching cycle though conventional RCD clamps can be used. RCDZ clamps offer the highest efficiency. The circuit example shown in Figure 11 uses an RCD clamp with a resistor in series with the clamp diode. This resistor dampens the ringing at the drain and also limits the reverse current through the clamp diode during reverse recovery. Standard recovery glass passivated diodes with low junction capacitance are recommended as these enable partial energy recovery from the clamp thereby improving efficiency.

Components for InnoSwitch3-CP Secondary-Side Circuit

SECONDARY BYPASS Pin – Decoupling Capacitor

A 2.2 μF , 10 V / X7R or X5R / 0805 or larger size multi-layer ceramic capacitor should be used for decoupling the SECONDARY BYPASS pin of the InnoSwitch3-CP IC. Since the SECONDARY BYPASS pin voltage needs to be 4.4 V before the output voltage reaches the regulation voltage level, a significantly higher BPS capacitor value could lead to output voltage overshoot during start-up. Values lower than 1.5 μF may not offer enough capacitance, and cause unpredictable operation. The capacitor must be located adjacent to the IC pins. At least 10 V is recommended voltage rating to give enough margin from BPS voltage, and 0805 size is necessary to guarantee the actual value in operation since the capacitance of ceramic capacitors drops significantly with applied DC voltage especially with small package SMD such as 0603. 6.3 V / 0603 / X5U or Z5U type of MLCC is not recommended for this reason. The ceramic capacitor type designations, such as X7R, X5R from different manufacturers or different product families do not have the same voltage coefficients. It is recommended that capacitor datasheets be reviewed to ensure that the selected capacitor will not have more than 20% drop in capacitance at 4.4 V. Capacitors with X5R or X7R dielectrics should be used for best results.

When the output voltage of the power supply is 5 V or higher, the supply current for the secondary-side controller is provided by the OUTPUT VOLTAGE (VOUT) pin of the IC as the voltage at this pin is higher than the SECONDARY BYPASS pin voltage. During start-up and operating conditions where the output voltage of the power supply is below 5 V, the secondary-side controller is supplied by current from an internal current source connected to the FORWARD pin. If the output voltage of the power supply is below 5 V and the load at the output of the power supply is very light, the operating frequency can drop significantly and the current supplied to the secondary-side controller from the FORWARD pin may not be sufficient to maintain the SECONDARY BYPASS pin voltage at 4.4 V. For such applications, it is recommended that an additional active pre-load be used as shown in Figure 13. This load is turned on by the interface IC (or USB PD controller) when the output voltage of the power supply is below 5 V.




Figure 13. Active Pre-Load Circuit.

FORWARD Pin Resistor

A 47 Ω , 5% resistor is recommended to ensure sufficient IC supply current. A higher or lower resistor value should not be used as it can affect device operation such as the timing of the synchronous rectifier drive. Figures 14, 15, 16 and 17 below show examples of unacceptable and acceptable FORWARD pin voltage waveforms. V_D is forward voltage drop across the SR.




Figure 14. Unacceptable FORWARD Pin Waveform After Handshake with SR Switch Conduction During Flyback Cycle.




Figure 15. Acceptable FORWARD Pin Waveform After Handshake with SR Switch Conduction During Flyback Cycle.




Figure 16. Unacceptable FORWARD Pin Waveform before Handshake with Body Diode Conduction During Flyback Cycle.

Note:

If $t_1 + t_2 = 1.5 \mu\text{s} \pm 50 \text{ ns}$, the controller may fail the handshake and trigger a primary bias winding OVP latch-off/auto-restart.




Figure 17. Acceptable FORWARD Pin Waveform before Handshake with Body Diode Conduction During Flyback Cycle.

SR FET Operation and Selection

Although a simple diode rectifier and filter works for the output, use of an SR FET enables the significant improvement in operating efficiency often necessary to meet the European CoC and the U.S. DoE energy efficiency requirements. The secondary-side controller turns on the SR FET once the flyback cycle begins. The SR FET gate should be tied directly to the SYNCHRONOUS RECTIFIER DRIVE pin of the InnoSwitch3-CP IC (no additional resistors should be connected in the gate circuit of the SR FET). The SR FET is turned off once the V_{DS} of the SR FET reaches 0 V.

A FET with 18 m Ω $R_{DS(ON)}$ is appropriate for a 5 V, 2 A output, and a FET with 8 m Ω $R_{DS(ON)}$ is suitable for designs rated with a 12 V, 3 A output. The SR FET driver uses the SECONDARY BYPASS pin for its supply rail, and this voltage is typically 4.4 V. A FET with a high threshold voltage is therefore not suitable; FETs with a threshold voltage of 1.5 V to 2.5 V are ideal although switches with a threshold voltage (absolute maximum) as high as 4 V may be used provided their data sheets specify $R_{DS(ON)}$ across temperature for a gate voltage of 4.5 V.

There is a slight delay between the commencement of the flyback cycle and the turn-on of the SR FET. During this time, the body diode of the SR FET conducts. If an external parallel Schottky diode is used, this current mostly flows through the Schottky diode. Once the InnoSwitch3-CP IC detects end of the flyback cycle, voltage across SR FET $R_{DS(ON)}$ reaches 0 V, any remaining portion of the flyback cycle is completed with the current commutating to the body diode of the SR FET or the external parallel Schottky diode. Use of the Schottky diode parallel to the SR FET may provide higher efficiency and typically a 1 A surface mount Schottky diode is adequate. However, the gains are modest. For a 5 V, 2 A design the external diode adds $\sim 0.1\%$ to full load efficiency at 85 VAC and $\sim 0.2\%$ at 230 VAC.

The voltage rating of the Schottky diode and the SR FET should be at least 1.4 times the expected peak inverse voltage (PIV) based on the turns ratio used for the transformer. 60 V rated FETs and diodes are suitable for most 5 V designs that use a $V_{OR} < 60$ V, and 100 V rated FETs and diodes are suitable for 12 V designs.

The interaction between the leakage reactance of the output windings and the SR FET capacitance (C_{OSS}) leads to ringing on the voltage waveform at the instance of voltage reversal at the winding due to primary switch turn-on. This ringing can be suppressed using an RC snubber connected across the SR FET. A snubber resistor in the range of $10\ \Omega$ to $47\ \Omega$ may be used (higher resistance values lead to noticeable drop in efficiency). A capacitance value of $1\ \text{nF}$ to $2.2\ \text{nF}$ is adequate for most designs.

Output Capacitor

Low ESR aluminum electrolytic capacitors are suitable for use with most high frequency flyback switching power supplies though the use of aluminum-polymer solid capacitors have gained considerable popularity due to their compact size, stable temperature characteristics, extremely low ESR and high RMS ripple current rating. These capacitors enable the design of ultra-compact chargers and adapters.

Typically, $200\ \mu\text{F}$ to $300\ \mu\text{F}$ of aluminum-polymer capacitance per ampere of output current is adequate. The other factor that influences choice of the capacitance is the output ripple. Ensure that capacitors with a voltage rating higher than the highest output voltage plus sufficient margin be used.

Output Voltage Feedback Circuit

The output voltage FEEDBACK pin voltage is $1.265\ \text{V}$ [V_{FB}]. A voltage divider network should be connected at the output of the power supply to divide the output voltage such that the voltage at the FEEDBACK pin will be $1.265\ \text{V}$ when the output is at its desired voltage. The lower feedback divider resistor should be tied to the SECONDARY GROUND pin. A $300\ \text{pF}$ (or smaller) decoupling capacitor should be connected at the FEEDBACK pin to the SECONDARY GROUND pin of the InnoSwitch3-CP IC. This capacitor should be placed close to the InnoSwitch3-CP IC.




Figure 18. (a) Line OV Only; (b) Line UV Only.




Figure 19. Fast AC Reset Configuration.

Output Overload Protection

For output voltage below the V_{PK} threshold, the InnoSwitch3-CP IC will limit the output current once the voltage across the IS and GND pins exceeds the current limit or $I_{SV(TH)}$ threshold. This provides current limited or constant current operation. The current limit is set by the programming resistor between the ISENSE and SECONDARY GROUND pins. For any output voltage above the V_{PK} threshold, InnoSwitch3-CP IC will provide a constant power characteristic. An increase in load current will result in a drop in output voltage such that the product of output voltage and current equals the maximum power set by the product of V_{PK} and set current limit.

Interfacing with USB PD and Rapid Charge Controllers

A micro controller can be used to alter the feedback voltage divider in order to increase or decrease the output voltage. The interface IC can also use the signal from the InnoSwitch3-CP ISENSE pin to sense output current and provide current, power limiting or protection features.

Recommendations for Circuit Board Layout

See Figure 20 for a recommended circuit board layout for an InnoSwitch3-CP based power supply.

Single-Point Grounding

Use a single-point ground connection from the input filter capacitor to the area of copper connected to the SOURCE pins.

Bypass Capacitors

The PRIMARY BYPASS and SECONDARY BYPASS pin capacitor must be located directly adjacent to the PRIMARY BYPASS-SOURCE and SECONDARY BYPASS-SECONDARY GROUND pins respectively and connections to these capacitors should be routed with short traces.

Primary Loop Area

The area of the primary loop that connects the input filter capacitor, transformer primary and IC should be kept as small as possible.

Primary Clamp Circuit

A clamp is used to limit peak voltage on the DRAIN pin at turn-off. This can be achieved by using an RCD clamp or a Zener diode (~200 V) and diode clamp across the primary winding. To reduce EMI, minimize the loop from the clamp components to the transformer and IC.

Thermal Considerations

The SOURCE pin is internally connected to the IC lead frame and provides the main path to remove heat from the device. Therefore the SOURCE pin should be connected to a copper area underneath the IC to act not only as a single point ground, but also as a heat sink. As this area is connected to the quiet source node, it can be

maximized for good heat sinking without compromising EMI performance. Similarly for the output SR switch, maximize the PCB area connected to the pins on the package through which heat is dissipated from the SR switch.

Sufficient copper area should be provided on the board to keep the IC temperature safely below the absolute maximum limits. It is recommended that the copper area provided for the copper plane on which the SOURCE pin of the IC is soldered is sufficiently large to keep the IC temperature below 110 °C when operating the power supply at full rated load and at the lowest rated input AC supply voltage.

Y Capacitor

The Y capacitor should be placed directly between the primary input filter capacitor positive terminal and the output positive or return terminal of the transformer secondary. This routes high amplitude common mode surge currents away from the IC. Note – if an input pi-filter (C, L, C) EMI filter is used then the inductor in the filter should be placed between the negative terminals of the input filter capacitors.

Output SR Switch

For best performance, the area of the loop connecting the secondary winding, the output SR switch and the output filter capacitor, should be minimized.

ESD

Sufficient clearance should be maintained (>8 mm) between the primary-side and secondary-side circuits to enable easy compliance with any ESD / hi-pot requirements.

The spark gap is best placed directly between output positive rail and one of the AC inputs. In this configuration a 6.4 mm spark gap is often sufficient to meet the creepage and clearance requirements of many applicable safety standards. This is less than the primary to secondary spacing because the voltage across spark gap does not exceed the peak of the AC input.

Drain Node

The drain switching node is the dominant noise generator. As such the components connected the drain node should be placed close to the IC and away from sensitive feedback circuits. The clamp circuit components should be located physically away from the PRIMARY BYPASS pin and trace lengths minimized.

The loop area of the loop comprising of the input rectifier filter capacitor, the primary winding and the IC primary-side switch should be kept as small as possible.

Layout Example




Figure 20. PCB.

Recommendations for EMI Reduction

1. Appropriate component placement and small loop areas of the primary and secondary power circuits help minimize radiated and conducted EMI. Care should be taken to achieve a compact loop area.
2. A small capacitor in parallel to the clamp diode on the primary-side can help reduce radiated EMI.
3. A resistor in series with the bias winding helps reduce radiated EMI.
4. Common mode chokes are typically required at the input of the power supply to sufficiently attenuate common mode noise. However, the same performance can be achieved by using shield windings on the transformer. Shield windings can also be used in conjunction with common mode filter inductors at input to improve conducted and radiated EMI margins.
5. Adjusting SR switch RC snubber component values can help reduce high frequency radiated and conducted EMI.
6. A pi-filter comprising differential inductors and capacitors can be used in the input rectifier circuit to reduce low frequency differential EMI.
7. A 1 μ F ceramic capacitor connected at the output of the power supply helps to reduce radiated EMI.

Recommendations for Transformer Design

Transformer design must ensure that the power supply delivers the rated power at the lowest input voltage. The lowest voltage on the rectified DC bus depends on the capacitance of the filter capacitor used. At least 2 μ F/W is recommended to always keep the DC bus voltage above 70 V, though 3 μ F/W provides sufficient margin. The ripple on the DC bus should be measured to confirm the design calculations for transformer primary-winding inductance selection.

Switching Frequency (f_{sw})

It is a unique feature in InnoSwitch3-CP that for full load, the designer can set the switching frequency to between 25 kHz to 95 kHz. For lowest temperature, the switching frequency should be set to around 60 kHz. For a smaller transformer, the full load switching frequency needs to be set to 95 kHz. When setting the full load switching frequency it is important to consider primary inductance and peak current tolerances to ensure that average switching frequency does not exceed 110 kHz which may trigger auto-restart due to overload protection. The following table provides a guide to frequency selection based on device size. This represents the best compromise between overall device losses (conduction losses and switching losses) based on the size of the integrated high-voltage switch.

INN3264C/3274C	85-90 kHz
INN3265C/3275C	80 kHz
INN3266C/3276C	75 kHz
INN3277C	70 kHz
INN3267C	65 kHz
PowGaN device INN3278	70 kHz
PowGaN device INN3279	65 kHz
PowGaN device INN3270	60 kHz

Reflected Output Voltage, V_{OR} (V)

This parameter describes the effect on the primary switch drain voltage of the secondary-winding voltage during diode/SR conduction which is reflected back to the primary through the turns ratio of the transformer. To make full use of QR capability and ensure flattest efficiency over line/load, set reflected output voltage (V_{OR}) to maintain $K_p = 0.8$ at minimum input voltage for universal input and $K_p = 1$ for high-line-only conditions.

Consider the following for design optimization:

1. Higher V_{OR} allows increased power delivery at V_{MIN} , which minimizes the value of the input capacitor and maximizes power delivery from a given InnoSwitch3-CP device.
2. Higher V_{OR} reduces the voltage stress on the output diodes and SR switches.
3. Higher V_{OR} increases leakage inductance which reduces power supply efficiency.
4. Higher V_{OR} increases peak and RMS current on the secondary-side which may increase secondary-side copper and diode losses.

There are some exceptions to this. For very high output currents the V_{OR} should be reduced to get highest efficiency. For output voltages above 15 V, V_{OR} should be higher to maintain an acceptable PIV across the output synchronous rectifier.

Ripple to Peak Current Ratio, K_p

A K_p below 1 indicates continuous conduction mode, where K_p is the ratio of ripple-current to peak-primary-current (Figure 21).

$$K_p \equiv K_{RP} = I_R / I_p$$

A value of K_p higher than 1, indicates discontinuous conduction mode. In this case K_p is the ratio of primary switch off-time to the secondary diode conduction-time.

$$K_p \equiv K_{DP} = (1 - D) \times T / t = V_{OR} \times (1 - D_{MAX}) / ((V_{MIN} - V_{DS}) \times D_{MAX})$$

It is recommended that a K_p close to 0.9 at the minimum expected DC bus voltage should be used for most InnoSwitch3-CP designs. A K_p value of <1 results in higher transformer efficiency by lowering the primary RMS current but results in higher switching losses in the primary-side switch resulting in higher InnoSwitch3-CP temperature. The benefits of quasi-resonant switching start to diminish for a further reduction of K_p .

For a typical USB PD and rapid charge designs which require a wide output voltage range, K_p will change significantly as the output voltage changes. K_p will be high for high output voltage conditions and will drop as the output voltage is lowered. The PIXIs spreadsheet can be used to effectively optimize selection of K_p , inductance of the primary winding, transformer turns ratio, and the operating frequency while ensuring appropriate design margins.

Core Type

Choice of a suitable core is dependent on the physical limits of the power supply enclosure. It is recommended that only cores with low loss be used to reduce thermal challenges.

Safety Margin, M (mm)

For designs that require safety isolation between primary and secondary that are not using triple insulated wire, the width of the safety margin to be used on each side of the bobbin is important. For universal input designs a total margin of 6.2 mm is typically required – 3.1 mm being used on either side of the winding. For vertical bobbins the margin may not be symmetrical. However if a total margin of 6.2 mm is required then the physical margin can be placed on only one side of the bobbin. For designs using triple insulated wire it may still be necessary to add a small margin in order to meet required creepage distances. Many bobbins exist for each core size and each will have different mechanical spacing. Refer to the bobbin data sheet or seek guidance to determine what specific margin is required. As the margin reduces the available area for the windings, the winding area will disproportionately reduce for small core sizes.

It is recommended that for compact power supply designs using an InnoSwitch3-CP IC, triple insulated wire should be used.

Primary Layers, L

Primary layers should be in the range of $1 \leq L \leq 3$ and in general should be the lowest number that meets the primary current density limit (CMA). A value of ≥ 200 Cmls / Amp can be used as a starting point for most designs. Higher values may be required due to thermal constraints. Designs with more than 3 layers are possible but the increased leakage inductance and the physical fit of the windings should be considered. A split primary construction may be helpful for designs where clamp dissipation due to leakage inductance is too high. In split primary construction, half of the primary winding is placed on either side of the secondary (and bias) winding in a sandwich arrangement. This arrangement is often disadvantageous for low power designs as this typically increases common mode noise and adds cost to the input filtering.

Maximum Operating Flux Density, B_m (Gauss)

A maximum value of 3800 gauss at the peak device current limit (at 132 kHz) is recommended to limit the peak flux density at start-up and under output short-circuit conditions. Under these conditions the output voltage is low and little reset of the transformer occurs during the switch off-time. This allows the transformer flux density to




Figure 21. Continuous Conduction Mode Current Waveform, $K_p < 1$.




Figure 22. Discontinuous Conduction Mode Current Waveform, $K_p > 1$.

staircase beyond the normal operating level. A value of 3800 gauss at the peak current limit of the selected device together with the built-in protection features of InnoSwitch3-CP IC provide sufficient margin to prevent core saturation under start-up or output short-circuit conditions.

Transformer Primary Inductance, (LP)

Once the lowest operating input voltage, switching frequency at full load, and required VOR are determined, the transformers primary inductance can be calculated. The PIXIs design spreadsheet can be used to assist in designing the transformer.

Quick Design Checklist

As with any power supply, the operation of all InnoSwitch3-CP designs should be verified on the bench to make sure that component limits are not exceeded under worst-case conditions.

As a minimum, the following tests are strongly recommended:

1. Maximum Drain Voltage – Verify that V_{DS} of InnoSwitch3-CP and SR FET do not exceed 90% of breakdown voltages at the highest input voltage and peak (overload) output power in normal operation and during start-up.
2. Maximum Drain Current – At maximum ambient temperature, maximum input voltage and peak output (overload) power. Review drain current waveforms for any signs of transformer saturation or excessive leading-edge current spikes at start-up. Repeat tests under steady-state conditions and verify that the leading edge current spike is below $I_{LIMIT(MIN)}$ at the end of $t_{LEB(MIN)}$. Under all conditions, the maximum drain current for the primary switch should be below the specified absolute maximum ratings.
3. Thermal Check – At specified maximum output power, minimum input voltage and maximum ambient temperature, verify that temperature specification limits for InnoSwitch3-CP IC, transformer, output SR FET, and output capacitors are not exceeded. Enough thermal margin should be allowed for part-to-part variation of the $R_{DS(ON)}$ of the InnoSwitch3-CP IC. Under low-line, maximum power, a maximum InnoSwitch3-CP SOURCE pin temperature of 110 °C is recommended to allow for these variations.

Design Considerations When Using PowiGaN Devices (INN3278C, INN3279C and INN3270C)

For a flyback converter configuration, typical voltage waveform at the DRAIN pin of the IC is shown in Figure 23.

V_{OR} is the reflected output voltage across the primary winding when the secondary is conducting. V_{BUS} is the DC voltage connected to one end of the transformer primary winding.

In addition to $V_{BUS} + V_{OR}$, the drain also sees a large voltage spike at turn off that is caused by the energy stored in the leakage inductance of the primary winding. To keep the drain voltage from exceeding the rated maximum continuous drain voltage, a clamp circuit is needed across the primary winding. The forward recovery of the clamp diode will add a spike at the instant of turn-OFF of the primary switch. V_{CLM} in Figure 23 is the combined clamp voltage including the spike. The peak drain voltage of the primary switch is the total of V_{BUS} , V_{OR} and V_{CLM} .

V_{OR} and the clamp voltage V_{CLM} should be selected such that the peak drain voltage is lower than 650 V for all normal operating conditions. This provides sufficient margin to ensure that occasional increase in voltage during line transients such as line surges will maintain the peak drain voltage well below 750 V under abnormal transient operating conditions. This ensures excellent long term reliability and design margin.

To make full use of QR capability and ensure flattest efficiency over line/load, set reflected output voltage (VOR) to maintain $K_p = 0.8$ at minimum input voltage for universal input and $K_p \geq 1$ for high-line-only conditions.

Consider the following for design optimization:

1. Higher V_{OR} allows increased power delivery at V_{MIN} , which minimizes the value of the input capacitor and maximizes power delivery from a given PowiGaN INN3679C/INN3670C device.
2. Higher V_{OR} reduces the voltage stress on the output diodes and SR FETs.
3. Higher V_{OR} increases leakage inductance which reduces power supply efficiency.
4. Higher V_{OR} increases peak and RMS current on the secondary-side which may increase secondary-side copper and diode losses.




Figure 23. Peak Drain Voltage for 264 VAC Input Voltage.

There are some exceptions to this. For very high output currents the VOR should be reduced to get highest efficiency. For output voltages above 15 V, VOR should be maintained higher to maintain an acceptable PIV across the output synchronous rectifier.

V_{OR} choice will affect the operating efficiency and should be selected carefully. Table below shows the typical range of V_{OR} for optimal performance:

Output Voltage	Optimal Range for VOR
5 V	45 - 70
12 V	80 - 120
15 V	100 - 135
20 V	120 - 150
24 V	135 - 180

Thermal Resistance Test Conditions for PowiGaN Devices (INN3278C, INN3279C and INN3270C)

Thermal resistance value is for primary power device junction to ambient only.

Testing performed on custom thermal test PCB as shown in Figure 24. The test board consists of 2 layers of 2 oz. Cu with the InSOP package mounted to the top surface and connected to a bottom layer Cu heat sinking area of 550 mm².

Connection between the two layers was made by 82 vias in a 5 x 17 matrix outside the package mounting area. Vias are spaced at 40 mils, with 12 mil diameter and plated through holes are not filled.




Figure 24. Thermal Resistance Test Conditions for PowiGaN Devices (INN3678C, INN3679C and INN3670C).

Absolute Maximum Ratings^{1,2}

DRAIN Pin Voltage: INN3264C - INN3268C.....	-0.3 V to 650 V
INN3274C - INN3277C.....	-0.3 V to 725 V
INN3278C, INN3279C, INN3270C....	-0.3 V to 750 V ⁸
DRAIN Pin Peak Current: INN3264C.....	3.26 A ³
INN3265C.....	3.87 A ³
INN3266C.....	4.88 A ³
INN3267C.....	5.57 A ³
INN3268C.....	6.24 A ³
INN3274C.....	3.47 A ⁶
INN3275C.....	4.11 A ⁶
INN3276C.....	5.19 A ⁶
INN3277C.....	5.92 A ⁶
PowIGaN device INN3278C.....	6.5 A ⁷
PowIGaN device INN3279C.....	10 A ⁷
PowIGaN device INN3270C.....	14 A ⁷
BPP/BPS Pin Voltage.....	-0.3 to 6 V
BPP/BPS Current.....	100 mA
FWD Pin Voltage.....	-1.5 V to 150 V
FB Pin Voltage.....	-0.3 V to 6 V
SR Pin Voltage.....	-0.3 V to 6 V
V Pin Voltage (INN326x).....	-0.3 V to 650 V
V Pin Voltage (INN327x).....	-0.3 V to 725 V
VOUT Pin Voltage.....	-0.3 V to 27 V
IS Pin Voltage ⁹	-0.3 V to 0.3 V
Storage Temperature.....	-65 to 150 °C
Operating Junction Temperature ⁴	-40 to 150 °C
Ambient Temperature.....	-40 to 105 °C
Lead Temperature ⁵	260 °C

Notes:

- All voltages referenced to SOURCE and Secondary GROUND, $T_A = 25\text{ °C}$.
- Maximum ratings specified may be applied one at a time without causing permanent damage to the product. Exposure to Absolute Maximum Ratings conditions for extended periods of time may affect product reliability.
- Please refer to Figure 25 about maximum allowable voltage and current combinations.
- Normally limited by internal circuitry.
- 1/16" from case for 5 seconds.
- Please refer to Figure 31 about maximum allowable voltage and current combinations.
- Please refer to Figure 39 about maximum allowable voltage and current combinations.
- PowIGaN devices:
Maximum drain voltage (non-repetitive pulse).....-0.3 V to 750 V
Maximum continuous drain voltage.....-0.3 V to 650 V.
- Absolutely maximum voltage for less than 500 μsec is 3 V.

Thermal Resistance

Thermal Resistance: INN3264C to INN3268C & INN3274C to INN3277C	
(θ_{JA})	76 °C/W ¹ , 65 °C/W ²
(θ_{JC})	8 °C/W ³
PowIGaN devices INN3278C, INN3279C, INN3270C	
(θ_{JA})	50 °C/W ⁴

Notes:

- Soldered to 0.36 sq. inch (232 mm²) 2 oz. (610 g/m²) copper clad.
- Soldered to 1 sq. inch (645 mm²), 2 oz. (610 g/m²) copper clad.
- The case temperature is measured on the top of the package.
- Please see Figure 24.

Parameter	Symbol	Conditions		Min	Typ	Max	Units
		SOURCE = 0 V T _J = -40 °C to 125 °C (Unless Otherwise Specified)					
Control Functions							
Start-Up Switching Frequency	f _{SW}	T _J = 25 °C		23	25	27	kHz
Jitter Modulation Frequency	f _M	T _J = 25 °C f _{SW} = 100 kHz		0.80	1.25	1.70	kHz
Maximum On-Time	t _{ON(MAX)}	T _J = 25 °C		12.4	14.6	16.9	μs
Minimum Primary Feedback Block-Out Timer	t _{BLOCK}					t _{OFF(MIN)}	μs
BPP Supply Current	I _{S1}	V _{BPP} = V _{BPP} + 0.1 V (Switch not Switching) T _J = 25 °C	INN32x6C INN32x6C	145	200	300	μA
			INN3278C - INN3270C	145	266	425	
	I _{S2}	V _{BPP} = V _{BPP} + 0.1 V (Switch Switching at 132 kHz) T _J = 25 °C	INN3264C	0.38	0.50	0.69	mA
			INN3265C	0.49	0.65	1.03	
			INN3266C	0.64	0.86	1.21	
			INN3267C	0.77	1.03	1.38	
			INN3268C	0.90	1.20	1.75	
			INN3274C	0.44	0.58	0.83	
			INN3275C	0.59	0.79	1.10	
			INN3276C	0.77	1.02	1.38	
INN3277C	0.90	1.20	1.73				
INN3278C	0.93	1.24	1.79				
INN3279C - INN3270C	1.46	1.95	2.81				
BPP Pin Charge Current	I _{CH1}	V _{BP} = 0 V, T _J = 25 °C		-1.75	-1.35	-0.88	mA
	I _{CH2}	V _{BP} = 4 V, T _J = 25 °C		-5.98	-4.65	-3.32	
BPP Pin Voltage	V _{BPP}			4.65	4.90	5.15	V
BPP Pin Voltage Hysteresis	V _{BPP(H)}	T _J = 25 °C			0.39		V
BPP Shunt Voltage	V _{SHUNT}	I _{BPP} = 2 mA		5.15	5.36	5.65	V
BPP Power-Up Reset Threshold Voltage	V _{BPP(RESET)}	T _J = 25 °C		2.80	3.15	3.50	V
UV/OV Pin Brown-In Threshold	I _{UV+}	T _J = 25 °C	INN32xxC	23.9	26.1	28.2	μA
			INN3278C - INN3270C	22.4	24.4	26.7	
UV/OV Pin Brown-Out Threshold	I _{UV-}	T _J = 25 °C	INN32xxC	21.0	23.7	25.5	μA
			INN3278C - INN3270C	19	21.6	23.5	
Brown-Out Delay Time	t _{UV-}	T _J = 25 °C			35		ms

Parameter	Symbol	Conditions			Min	Typ	Max	Units
		SOURCE = 0 V T _J = -40 °C to 125 °C (Unless Otherwise Specified)						
Control Functions (cont.)								
UV/OV Pin Line Overvoltage Threshold	I _{OV+}	T _J = 25 °C	INN32xxC	106	115	118	μA	
			INN3278C - INN3270C	106	112	118		
UV/OV Pin Line Overvoltage Hysteresis	I _{OV(H)}	T _J = 25 °C	INN32xxC		7		μA	
			INN3278C - INN3270C		8			
UV/OV Pin Line Overvoltage Recovery Threshold	I _{OV-}	T _J = 25 °C		100			μA	
Line Fault Protection								
VOLTAGE Pin Line Overvoltage Deglitch Filter	t _{OV+}	T _J = 25 °C See Note B			3		μs	
VOLTAGE Pin Voltage Rating	V _V	T _J = 25 °C		650			V	
Circuit Protection								
Standard Current Limit (BPP) Capacitor = 0.47 μF See Note C	I _{LIMIT}	di/dt = 188 mA/μs T _J = 25 °C	INN32x4C	697	750	803	mA	
		di/dt = 213 mA/μs T _J = 25 °C	INN32x5C	883	950	1017		
		di/dt = 238 mA/μs T _J = 25 °C	INN32x6C	1162	1250	1338		
		di/dt = 300 mA/μs T _J = 25 °C	INN3277C	1255	1350	1445		
			INN3267C	1348	1450	1552		
		di/dt = 375 mA/μs T _J = 25 °C	INN3268C	1534	1650	1766		
		di/dt = 375 mA/μs T _J = 25 °C	INN3278C	1581	1700	1819		
		di/dt = 425 mA/μs T _J = 25 °C	INN3279C	1767	1900	2033		
di/dt = 525 mA/μs T _J = 25 °C	INN3270C	2139	2300	2461				
Increased Current Limit (BPP) Capacitor = 4.7 μF See Note C	I _{LIMIT+1}	di/dt = 188 mA/μs T _J = 25 °C	INN32x4C	864	950	1036	mA	
		di/dt = 213 mA/μs T _J = 25 °C	INN32x5C	1046	1150	1254		
		di/dt = 238 mA/μs T _J = 25 °C	INN32x6C	1319	1450	1581		
		di/dt = 300 mA/μs T _J = 25 °C	INN3277C	1410	1550	1689		
			INN3267C	1501	1650	1799		
		di/dt = 375 mA/μs T _J = 25 °C	INN3268C	1683	1850	2017		
		di/dt = 375 mA/μs T _J = 25 °C	INN3278C	1767	1900	2033		
		di/dt = 425 mA/μs T _J = 25 °C	INN3279C	1980	2130	2279		
di/dt = 525 mA/μs T _J = 25 °C	INN3270C	2395	2576	2756				

Parameter	Symbol	Conditions		Min	Typ	Max	Units
		SOURCE = 0 V T _J = -40 °C to 125 °C (Unless Otherwise Specified)					
Circuit Protection (cont.)							
Overload Detection Frequency	f _{OVL}	T _J = 25 °C		102	110	118	kHz
BYPASS Pin Latching/ Auto-Restart Shutdown Threshold Current	I _{SD}	T _J = 25 °C		6.0	7.5	11.3	mA
Auto-Restart On-Time	t _{AR}	T _J = 25 °C		75	82	89	ms
Auto-Restart Trigger Skip Time	t _{AR(SK)}	T _J = 25 °C See Note A			1.3		sec
Auto-Restart Off-Time	t _{AR(OFF)}	T _J = 25 °C		1.7		2.11	sec
Short Auto-Restart Off-Time	t _{AR(OFF)SH}	T _J = 25 °C		0.17	0.20	0.23	sec
Output							
ON-State Resistance	R _{DS(ON)}	INN3264C I _D = I _{LIMIT+1}	T _J = 25 °C		3.20	3.68	Ω
			T _J = 100 °C		4.96	5.70	
		INN3274C I _D = I _{LIMIT+1}	T _J = 25 °C		3.22	3.70	
			T _J = 100 °C		4.99	5.74	
		INN3265C I _D = I _{LIMIT+1}	T _J = 25 °C		1.95	2.24	
			T _J = 100 °C		3.02	3.47	
		INN3275C I _D = I _{LIMIT+1}	T _J = 25 °C		1.95	2.24	
			T _J = 100 °C		3.02	3.47	
		INN3266C I _D = I _{LIMIT+1}	T _J = 25 °C		1.30	1.50	
			T _J = 100 °C		2.02	2.32	
		INN3276C I _D = I _{LIMIT+1}	T _J = 25 °C		1.34	1.54	
			T _J = 100 °C		2.08	2.39	
		INN3267C I _D = I _{LIMIT+1}	T _J = 25 °C		1.02	1.17	
			T _J = 100 °C		1.58	1.82	
		INN3277C I _D = I _{LIMIT+1}	T _J = 25 °C		1.20	1.38	
			T _J = 100 °C		1.86	2.14	
		INN3268C I _D = I _{LIMIT+1}	T _J = 25 °C		0.86	0.99	
			T _J = 100 °C		1.34	1.54	
		INN3278C I _D = I _{LIMIT+1}	T _J = 25 °C		0.52	0.68	
			T _J = 100 °C		0.78	1.02	
		INN3279C I _D = I _{LIMIT+1}	T _J = 25 °C		0.35	0.44	
			T _J = 100 °C		0.49	0.62	
		INN3270C I _D = I _{LIMIT+1}	T _J = 25 °C		0.29	0.39	
			T _J = 100 °C		0.41	0.54	

Parameter	Symbol	Conditions	Min	Typ	Max	Units
		SOURCE = 0 V T _J = -40 °C to 125 °C (Unless Otherwise Specified)				
Output (cont.)						
OFF-State Drain Leakage Current	I _{DSS1}	V _{BPP} = V _{BPP} + 0.1 V V _{DS} = 80% Peak Drain Voltage T _J = 125 °C			200	μA
	I _{DSS2}	V _{BPP} = V _{BPP} + 0.1 V V _{DS} = 325 V T _J = 25 °C		15		μA
Drain Supply Voltage			50			V
Thermal Shutdown	T _{SD}	See Note A	135	142	150	°C
Thermal Shutdown Hysteresis	T _{SD(H)}	See Note A		70		°C
Secondary						
FEEDBACK Pin Voltage	V _{FB}	T _J = 25 °C	1.250	1.265	1.280	V
Cable Drop Compensation	φ _{CD}	See Feature Code Addendum				mV
Maximum Switching Frequency	f _{SREQ}	T _J = 25 °C	118	132	145	kHz
FEEDBACK Pin/OUTPUT VOLTAGE Pin Latching/ Auto-Restart Threshold	V _{FB(AR)} V _{VO(AR)}	See Feature Code Addendum				
FEEDBACK Pin/OUTPUT VOLTAGE Pin Latching/ Auto-Restart Timer	t _{FB(AR)} t _{VO(AR)}	T _J = 25 °C		49.5		ms
BPS Pin Current at No-Load	I _{SNL}	T _J = 25 °C		325	485	μA
BPS Pin Voltage	V _{BPS}		4.20	4.40	4.60	V
BPS Pin Undervoltage Threshold	V _{BPS(UVLO)(TH)}		3.60	3.80	4.00	V
BPS Pin Undervoltage Hysteresis	V _{BPS(UVLO)(H)}			0.65		V
Current Limit Voltage Threshold	I _{SV(TH)}	Set By External Resistor T _J = 25 °C	35.17	35.90	36.62	mV
FWD Pin Voltage	V _{FWD}		150			V
Minimum Off-Time	t _{OFF(MIN)}		2.48	3.38	4.37	μs
Soft-Start Frequency Ramp Time	t _{SS(RAMP)}	T _J = 25 °C	7.5	11.8	19.0	ms

Parameter	Symbol	Conditions		Min	Typ	Max	Units
		SOURCE = 0 V T _J = -40 °C to 125 °C (Unless Otherwise Specified)					
Secondary (cont.)							
Constant Power Voltage Threshold	V _{KP}	See Feature Code Addendum			5		V
					6		
					9		
					12		
					15		
BPS Pin Latch/Auto-Restart Command Shutdown Threshold Current	I _{BPS(SD)}			5.2	8.9	12	mA
FEEDBACK Pin Short-Circuit	V _{FB(OFF)}	T _J = 25 °C			112	135	mV
Synchronous Rectifier @ T_J = 25 °C							
SR Pin Drive Voltage	V _{SR}			4.2	4.4	4.6	V
SR Pin Voltage Threshold	V _{SR(TH)}				-2.5	0	mV
SR Pin Pull-Up Current	I _{SR(PU)}	T _J = 25 °C C _{LOAD} = 2 nF, f _{SW} = 100 kHz		125	165	195	mA
SR Pin Pull-Down Current	I _{SR(PD)}	T _J = 25 °C C _{LOAD} = 2 nF, f _{SW} = 100 kHz		87	97	115	mA
Rise Time	t _R	T _J = 25 °C C _{LOAD} = 2 nF See Note B	10-90%		50		ns
Fall Time	t _F	T _J = 25 °C C _{LOAD} = 2 nF See Note B	90-10%		80		ns
Output Pull-Up Resistance	R _{PU}	T _J = 25 °C V _{BPS} = 4.4 V I _{SR} = 10 mA		7.2	8.3	12	Ω
Output Pull-Down Resistance	R _{PD}	T _J = 25 °C V _{BPS} = 4.4 V I _{SR} = 10 mA		10.0	12.1	15	Ω

NOTES:

- This parameter is derived from characterization.
- This parameter is guaranteed by design.
- To ensure correct current limit it is recommended that nominal 0.47 μF / 4.7 μF capacitors are used. In addition, the BPP capacitor value tolerance should be equal or better than indicated below across the ambient temperature range of the target application. The minimum and maximum capacitor values are guaranteed by characterization.

Nominal BPP Pin Capacitor Value	BPP Capacitor Value Tolerance	
	Minimum	Maximum
0.47 μF	-60%	+100%
4.7 μF	-50%	N/A

Recommended to use at least 10 V / 0805 / X7R SMD MLCC.

Typical Performance Curves




Figure 25. Maximum Allowable Drain Current vs. Drain Voltage (INN326x).




Figure 26. Output Characteristics.




Figure 27. C_{oss} vs. Drain Voltage.




Figure 28. Drain Capacitance Power.




Figure 29. Breakdown vs. Temperature (Exclude INN3278C / INN3279C / INN3270C).




Figure 30. SYNCHRONOUS RECTIFIER DRIVE Pin Negative Voltage.

Typical Performance Curves (cont.)




Figure 31. Maximum Allowable Drain Current vs. Drain Voltage (INN3274/75/76/77).




Figure 32. Output Characteristics.




Figure 33. C_{OSS} vs. Drain Voltage.




Figure 34. Drain Capacitance Power.




Figure 35. Standard Current Limit vs. di/dt .

Typical Performance Curves (cont.)




Figure 36. Output Characteristics.




Figure 37. C_{OSS} vs. Drain Voltage.




Figure 38. Drain Capacitance Power.





Figure 39. Maximum Allowable Drain Current vs. Drain Voltage (PowiGaN Devices INN3278C / INN3279C / INN3270C).


InSOP-24D



- Notes:
1. Dimensioning and Tolerancing per ASME Y14.5M - 1994.
 2. Dimensions noted are determined at the outermost extremes of the plastic body exclusive of mold flash, tie bar burrs, gate burrs, and interlead flash, but including any mismatch between the top and bottom of the plastic body. Maximum mold protrusion is 0.18 [0.007] per side.
 3. Dimensions noted are inclusive of plating thickness.
 4. Does not include inter-lead flash or protrusions.
 5. Controlling dimensions in millimeters [inches].
 6. Datums A & B to be determined at Datum H.

PACKAGE MARKING

InSOP-24D



- A. Power Integrations Registered Trademark
- B. Assembly Date Code (last two digits of year followed by 2-digit work week)
- C. Product Identification (Part #/Package Type)
- D. Lot Identification Code
- E. Test Sublot and Feature Code

PI-8726-050418

Parameter	Conditions	Rating	Units
Ratings for UL1577			
Primary-Side Current Rating	Current from pin (16-19) to pin 24	1.5	A
Primary-Side Power Rating	$T_{AMB} = 25\text{ °C}$ (device mounted in socket resulting in $T_{CASE} = 120\text{ °C}$)	1.35	W
Secondary-Side Power Rating	$T_{AMB} = 25\text{ °C}$ (device mounted in socket)	0.125	W

Parameter	Symbol	Conditions	Rating	Units	
Package Characteristics					
Clearance	CLR		11.4	mm (min)	
Creepage	CPG		11.4	mm (min)	
Distance Through Insulation	DTI		0.4	mm	
Comparative Tracking Index	CTI		>600	V	
Isolation Resistance, Input to Output	R_{IO}	$V_{IO} = 500 \text{ V}, T_J = 25 \text{ }^\circ\text{C}$ (See Note 1)	10^{12}	Ω (min)	
		$V_{IO} = 500 \text{ V}, 100 \text{ }^\circ\text{C} \leq T_J \leq 125 \text{ }^\circ\text{C}$ (See Note 1)	10^{11}		
Isolation Capacitance, Input to Output	C_{IO}	(See Note 1)	1	pF	
Package Insulation Characteristics (See Note 2)					
Maximum RMS Working Isolation Voltage	$V_{IORM(RMS)}$	INN326xC	460	V_{RMS} (max)	
		INN3274C, IN3275C, INN3276C, INN3277C	512		
		INN3278C, INN3279C, INN3270C	530		
Maximum Repetitive Peak Isolation Voltage	$V_{IORM(PK)}$	INN326xC	650	V_{PK} (max)	
		INN3274C, IN3275C, INN3276C, INN3277C	725		
		INN3278C, INN3279C, INN3270C	750		
Maximum Transient Peak Isolation Voltage	V_{IOTM}	Test Voltage = V_{IOTM} , $t = 60 \text{ s}$ (qualification)	6.6	kV_{PK} (max)	
		$t = 1 \text{ s}$ (100% production)	8		
Maximum Surge Isolation Voltage	V_{IOSM}	Surge Test 1.2/50 usec Table 2 IEC 60747-17	10.4	kV_{PK} (max)	
Input to Output Test Peak Voltage	V_{PD}	Method A, After Environmental Tests Subgroup 1, $V_{PD} = 1.6 \times V_{IORM}$, $t = 10 \text{ s}$ (qualification) Partial Discharge < 5 pC	INN326xC	1040	V_{PEAK} (min)
			INN3274C INN3275C INN3276C INN3277C	1160	
			INN3278C INN3279C INN3270C	1200	
		Method A, After Input / Output Safety Test Subgroup 2/3, $V_{PD} = 1.2 \times V_{IORM}$, $t = 10 \text{ s}$, (qualification) Partial Discharge < 5 pC	INN326xC	780	
			INN3274C INN3275C INN3276C INN3277C	870	
			INN3278C INN3279C INN3270C	900	
		Method B1, 100% Production Test, $V_{PD} = 1.875 \times V_{IORM}$, $t = 1 \text{ s}$ Partial Discharge < 5 pC	INN326xC	1220	
			INN3274C INN3275C INN3276C INN3277C	1360	
			INN3278C INN3279C INN3270C	1406	

Parameter	Symbol	Conditions	Rating	Units
Insulation Resistance	R_s	$V_{10} = 500 \text{ V at } T_j = 150 \text{ }^\circ\text{C}$	$>10^9$	Ω
Climatic Category			40/125/21	
Parameter	Conditions		Specifications	
IEC 60664-1 Rating Table				
Basic Isolation Group	Material Group		I	
Insulation Classification	Rated Mains RMS voltage $\leq 150 \text{ V}$		I - IV	
	Rated Mains RMS voltage $\leq 300 \text{ V}$		I - IV	
	Rated Mains RMS voltage $\leq 600 \text{ V}$		I - IV	
	Rated Mains RMS voltage $\leq 1000 \text{ V}$		I - III	

Note 1: All pins on each side of the barrier tied together creating a two-terminal device

Note 2: DIN VDE V 0884-11 only applies to devices with following H-codes: -H223, -H224, -H225, -H226, -H227

Feature Code Table^{1,2}

Feature Code	CDC	AR Threshold	OTP Response	AR and OVL Response	Output Profile	V _{OUT} OVP	Secondary Fault Response
H114	0 mV	63%	AR	AR	Fixed CC	Enable	AR
H201	0 mV	3.45 V	Hysteretic	AR	CP-6 V	–	AR
H202	300 mV	3.45 V	Hysteretic	AR	CP-6 V	–	AR
H203	0 mV	3.45 V	Hysteretic	AR	CP-9 V	–	AR
H204	300 mV	3.45 V	Hysteretic	AR	CP-9 V	–	AR
H205	0 mV	3.45 V	Hysteretic	AR	CP-12 V	–	AR
H206	0 mV	63%	Latch-Off	Latch-Off	Fixed CC	–	Latch-Off
H207	0 mV	3.45 V	Latch-Off	Latch-Off	CP-15 V	–	Latch-Off
H208	0 mV	3.45 V	Latch-Off	AR	CP-15 V	–	Latch-Off
H209	0 mV	3.45 V	Latch-Off	AR	Fixed CC	–	Latch-Off
H210	0 mV	55%	AR	AR	CP-9 V	–	AR
H211	0 mV	55%	AR	AR	CP-6 V	–	AR
H212	0 mV	55%	AR	AR	Fixed CC	–	Latch-Off
H215	0 mV	3.45 V	Latch-Off	AR	Fixed CC	–	Latch-Off
H217	0 mV	63%	Latch-Off	Latch-Off	Fixed CC	–	Latch-Off
H218*	0 mV	3.45 V	Latch-Off	AR	Fixed CC	–	Latch-Off

Part	Common Feature Code											
	H201	H202	H203	H204	H205	H206	H207	H208	H209	H210	H211	H212
Part 650 V												
INN3264C-H2XX	✓	✓										
INN3265C-H2XX	✓	✓									✓	
INN3266C-H2XX			✓	✓		✓				✓		
INN3267C-H2XX					✓							
INN3268C-H2XX							✓	✓	✓	✓		✓
Part 725 V												
INN3274C-H2XX	✓	✓										
INN3275C-H2XX	✓	✓										
INN3276C-H2XX			✓	✓		✓						
INN3277C-H2XX					✓							
Part 750 V												
INN3278C-Hxxx	✓	✓	✓									
INN3279C-Hxxx	✓	✓	✓	✓								
INN3270C-Hxxx	✓	✓	✓									

¹For the latest updates, please visit www.power.com InnoSwitch Family page to Build Your Own InnoSwitch.

²To download the feature code data sheet addendum, please visit www.power.com.

*H218 has specific I_{LIM} = 2.30 A, I_{LIM+1} = 2.58 A.


MSL Table

Part Number	MSL Rating
INN32xxC	3

ESD and Latch-Up Table

Test	Conditions	Results
Latch-up at 125 °C	JESD78D	> ±100 mA or > 1.5 × V _{MAX} on all pins
Human Body Model ESD	ANSI/ESDA/JEDEC JS-001-2014	> ±2000 V on all pins
Charge Device Model ESD	ANSI/ESDA/JEDEC JS-002-2014	> ±500 V on all pins

Part Ordering Information



Revision	Notes	Date
A	Preliminary.	02/17
B	Code B and Code S combined release.	05/17
C	Code A release.	09/17
D	Added InSOP-24D package marking and made minor text edits.	06/18
D	Updated Full Safety and Regulatory Compliance section on page 1 and added CTI to the parameter table.	08/18
E	Added GaN-based INN3279C & INNN3270C parts. Updated I_{DSS1} and I_{DSS2} parameters.	08/19
F	Added 'PowiGaN' trademark name.	09/19
G	PCN-19281 – Updated Figure 19. Updated parameters: $V_{BPP(H)}$, I_{UV} , $I_{OV(H)}$, I_{OV} , V_V , $t_{SS(RAMP)}$, $I_{SR(PU)}$, t_R , t_F , R_{PU} , V_{SR} and $I_{BP(SD)}$.	10/19
H	Added INN3278C part for Code S release.	11/19
I	Code A release. Added new application design example.	02/20
J	Updated I_{DSS1} parameter to read $V_{DS} = 80\%$ Peak Drain Voltage.	03/20
K	Updated safety information on page 1 and corrected typo in Package drawing on page 31.	06/20
L	Update Package Characteristics Table and VDE 0884-11 device list.	08/21
M	Updated VDE-0884-17 device list.	09/21
N	Updated safety information on page 1. Updated V_{IOTM} on page 34, deleted V_{ISO} and updated IEC 60664-1 Rating Table Note 2.	11/22

Notes