International **TCR** Rectifier

IRS21844MPBF HALF-BRIDGE DRIVER

Features

- Floating channel designed for bootstrap operation
- Fully operational to + 600 V
- Tolerant to negative transient voltage, dV/dt immune
- Gate drive supply range from 10 V to 20 V
- Undervoltage lockout for both channels
- 3.3 V and 5 V input logic compatible
- Matched propagation delay for both channels
- Logic and power ground +/- 5 V offset
- Lower di/dt gate driver for better noise immunity
- Output source/sink current capability 1.4 A/1.8 A
- Lead free, RoHS compliant

Product Summary


Topology	Half-Bridge
Voffset	600 V
Vout	10 V – 20 V
I _{o+} & I _{o-} (typical)	1.9 A & 2.3 A
ton & toff (typical)	680 ns & 270 ns
Deadtime (typical)	400 ns (R _{DT} = 0 Ω) 5 μs (R _{DT} = 200 kΩ)

Package Options



MLPQ4x4 16- Leads (Without 2 leads)

Typical Connection



Description

The IRS21844MPBF is a high voltage, high speed power MOSFET and IGBT drivers with dependent high and low-side referenced output channels. Proprietary HVIC and latch immune CMOS technologies enable ruggedized monolithic construction. The logic input is compatible with standard CMOS or LSTTL output, down to 3.3 V logic. The output drivers feature a high pulse current buffer stage designed for minimum driver cross-conduction. The floating channel can be used to drive an N-channel power MOSFET or IGBT in the high-side configuration which operates up to 600 V.

Feature Comparison: IRS2181(4)/IRS2183(4)/IRS2184(4)

Part	Input Logic	Cross- Conduction Prevention logic	Dead-Time	Ground Pins	Ton/Toff
2181				COM	180/220 ns
21814	HIN/LIN	no	none	Vss/COM	100/220 115
2183			Internal 500ns	COM	180/220 ns
21834	HIN/LIN	yes	Programmable 0.4 – 5 us	Vss/COM	100/220 115
2184			Internal 500ns	COM	690/270 pa
21844	IN/SD	yes	Programmable 0.4 – 5 us	V _{SS} /COM	680/270 ns

Qualification Information[†]

		(per JEDEC JESD 47)				
Qualification Level			as passed JEDEC's Industrial			
		qualification. IR's C	onsumer qualification level is			
		granted by extension of	f the higher Industrial level.			
Moisture Sensitivity Level		MLPQ4x4 14L	MSL2 ⁺⁺⁺			
			(per IPC/JEDEC J-STD-020)			
	Machine Model		Class A (+/-100V)			
	Machine Model	(per JEDEC standard JESD22-A115)				
ESD	Human Body Model	Class 1C (+/-1500V)				
230	Thuman Body Moder	(per EIA/JEDEC standard EIA/JESD22-A114)				
	Charged Device Medel	Class III (+/-1000V)				
Charged Device Model		(per JEDEC standard JESD22-C101)				
IC Latab Un Taat		Class II, Level A				
IC Latch-Up Test		(per JESD78A)				
RoHS Compliant			Yes			

† Qualification standards can be found at International Rectifier's web site <u>http://www.irf.com/</u>

+ Higher qualification ratings may be available should the user have such requirements. Please contact your International Rectifier sales representative for further information.

+++ Higher MSL ratings may be available for the specific package types listed here. Please contact your International Rectifier sales representative for further information.



Absolute Maximum Ratings

Absolute Maximum Ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions.

Symbol	Definition	Min	Max	Units
VB	High-side floating absolute voltage	-0.3	620	
Vs	High-side floating supply offset voltage	V _B - 25	V _B +0.3	
V _{HO}	High-side floating output voltage	Vs - 0.3	V _B +0.3	
Vcc	Low-side and logic fixed supply voltage	-0.3	20†	V
V _{LO}	Low-side output voltage	-0.3	V _{CC} + 0.3	v
DT	Programmable deadtime pin voltage	V _{SS} -0.3	V _{CC} + 0.3	
VIN	Logic input voltage (IN & SD)	Vss -0.3	Vcc + 0.3	
Vss	Logic ground	Vcc - 20	Vcc + 0.3	
dVs/dt	Allowable offset supply voltage transient	_	50	V/ns
PD	Package power dissipation @ TA ≤ 25°C	—	2.08	W
Rth _{JA}	Thermal resistance, junction to ambient —		36	°C/W
TJ	Junction temperature	—	150	
Ts	Storage temperature	-50	150	°C
TL	Lead temperature (soldering, 10 seconds)	—	300	

† All supplies are fully tested at 25 V and an internal 20 V clamp exists for each supply.

Recommended Operating Conditions

The input/output logic timing diagram is shown in Figure 1. For proper operation the device should be used within the recommended conditions. The V_S and V_{SS} offset rating are tested with all supplies biased at a 15 V differential.

Symbol	Definition	Min	Max	Units
VB	High-side floating supply absolute voltage	Vs+10	Vs + 20	
Vs	High-side floating supply offset voltage	(††)	600	
Vно	High-side floating output voltage	Vs	VB	
Vcc	Low-side and logic fixed supply voltage	10	20	V
VLO	Low-side output voltage	0	Vcc	V
Vin	Logic input voltage (IN & \overline{SD}) (†††)	Vss	Vcc	
DT	Programmable deadtime pin voltage	Vss	Vcc	
Vss	Logic ground	-5	5	
TA	Ambient temperature	-40	125	°C

⁺⁺ Logic operational for V_S of -5 V to +600 V. Logic state held for V_S of -5 V to $-V_{BS}$. (Please refer to Design Tip DT97-3 for more details).

ttt HIN and LIN are internally clamped with a 5.2 V zener diode.

Dynamic Electrical Characteristics

VBIAS (V_{CC}, V_{BS}) = 15 V, V_{SS} = COM, C_L = 1000 pF, T_A = 25°C, DT = V_{SS} unless otherwise specified.


Symbol	Definition	Min	Тур	Max	Units	Test Conditions	
ton	Turn-on propagation delay	_	680	900		$V_S = 0 V$	
t _{off}	Turn-off propagation delay	_	270	400		$V_{S} = 0 V \text{ or } 600 V$	
t _{sd}	Shut-down propagation delay	—	180	270			
MTon	Delay matching, HS & LS turn-on		0	90			
MT _{off}	Delay matching , HS & LS turn-off		0	40	ns		
tr	Turn-on rise time		40	60		$V_{S} = 0 V$	
tf	Turn-off fall time	_	20	35		vs = 0 v	
DT	Deadtime: LO turn-off to HO turn-on (DT _{LO-HO}) &	280	400	520		R _{DT} = 0 Ω	
DI	HO turn-off to LO turn-on (DT _{HO-LO})	4	5	6	μs	R _{DT} = 200 kΩ	
MDT	Deadtime matching DTLO-HO - DTHO-LO		0	50	20	R _{DT} = 0 Ω	
וטוא			0	600	ns	R _{DT} = 200 kΩ	

Static Electrical Characteristics

 $V_{BIAS}(V_{CC}, V_{BS}) = 15 \text{ V}, V_{SS} = COM, DT = V_{SS} \text{ and } T_A = 25^{\circ}C \text{ unless otherwise specified.}$ The V_{IL} , V_{IH} and I_{IN} parameters are referenced to V_{SS}/COM and are applicable to the respective input leads: IN and \overline{SD} . The V_{O} , I_O and R_{on} parameters are referenced to COM and are applicable to the respective output leads: HO and LO.


Symbol	Definition	Min	Тур	Max	Units	Test Conditions	
VIH	Logic "1" input voltage for HO & logic "0" for LO	2.5	_	_			
VIL	Logic "0" input voltage for HO & logic "1" for LO——0.8SD input positive going threshold2.5——			$V_{CC} = 10 \text{ V}$ to 20 V			
$V_{\text{SD,TH+}}$			v	$v_{CC} = 10 \ v \ 10 \ 20 \ v$			
V _{SD,TH-}	SD input negative going threshold	—		0.8	v		
V _{OH}	High level output voltage, V _{BIAS} - V _O	—		1.4		I _O = 0 A	
V _{OL}	Low level output voltage, Vo	—		0.2		I _O = 20 mA	
I _{LK}	Offset supply leakage current	—	—	50		$V_{B} = V_{S} = 600 V$	
I _{QBS}	Quiescent V _{BS} supply current	20	60	150	μA		
lacc	Quiescent V _{cc} supply current	0.4	1.0	1.6	mA	$V_{IN} = 0 V \text{ or } 5 V$	
I _{IN+}	Logic "1" input bias current	—	25	60		$IN = 5 V, \overline{SD} = 0 V$	
I _{IN-}	Logic "0" input bias current	—		5.0	μA	$IN = 0 V, \overline{SD} = 5 V$	
V _{CCUV+} V _{BSUV+}	V_{CC} and V_{BS} supply undervoltage positive going threshold	8.0	8.9	9.8			
V _{CCUV-} V _{BSUV-}	V_{CC} and V_{BS} supply undervoltage negative going threshold	7.4	8.2	9.0	V		
Vссиvн Vвsuvн	Hysteresis	0.3	0.7	—			
I _{O+}	Output high short circuit pulsed current	1.4	1.9		A	V _O = 0 V, PW ≤ 10 µs	
I _{O-}	Output low short circuit pulsed current	1.8	2.3	_	A	Vo = 15 V, PW ≤ 10 µs	

Functional Block Diagram: IRS21844



International **tor** Rectifier

IRS21844MPBF




Input/Output Pin Equivalent Circuit Diagrams: IRS21844

www.irf.com

Lead Definitions

PIN	Symbol	Description		
1	SD	Logic input for shutdown (referenced to V _{SS})		
2	Vss	Logic ground		
3	DT	Programmable deadtime lead, referenced to Vss		
4	COM	Low-side return		
5	LO	Low-side gate drive output		
6	NC	No Connection		
7	Vcc	Low-side and logic fixed supply		
8	NC	No Connection		
9	NC	No Connection		
10	NC	No Connection (removed lead)		
11	Vs	High-side floating supply return		
12	HO	High-side gate drive output		
13	VB	High-side floating supply		
14	NC	No Connection		
15	NC	lo Connection (removed lead)		
16	IN	Logic input for high-side gate driver output (HO), in phase		

Lead Assignments: IRS21844



Central exposed pad (17) is internally connected to ground. It is recommended to connect the central exposed pad to COM externally for better electrical performance.

International **tor** Rectifier

Application Information and Additional Details




Figure 1: Input/Output Timing Diagram





Figure 2: Switching Time Waveform Definitions






Figure 3: Shutdown Waveform Definitions







Figure 5: Delay Matching Waveform Definitions

International



Temperature (°C)




Figure 7B. Turn-Off Propagation Delay vs. Supply Voltage

Supply Voltage (V)

International






Figure 9A. Turn-On Rise Time vs. Temperature


Figure 9B. Turn-On Rise Time vs. Supply Voltage

International









Supply Voltage (V)

International **tor** Rectifier




Figure 11C. Deadtime vs. R_{DT}







Figure 12A. Logic "1" Input Voltage vs. Temperature







International **TOR** Rectifier






Figure 13B. Logic "0" Input Voltage vs. Supply Voltage












Figure 14A. SD input positive going threshold (+) vs. Temperature












Figure 16B. High Level Output Voltage vs. Supply Voltage (I₀ = 0 mA)




Figure 16A. High Level Output Voltage vs. Temperature ($I_0 = 0$ mA)




Figure 17A. Low Level Output vs. Temperature






Figure 17B. Low Level Output vs. Supply Voltage












Figure 19A. V_{BS} Supply Current vs. Temperature



International








Figure 23. V_{cc} and $V_{\rm BS}$ Undervoltage Threshold (+) vs. Temperature

Temperature (°C)








Figure 25A. Output Source Current vs. Temperature




Figure 25B. Output Source Current vs. Supply Voltage




Figure 26A. Output Sink Current vs. Temperature






Figure 28. IRS2181 vs. Frequency (IRFBC30), $$R_{\rm gate}$=22~\Omega, V_{\rm CC}$=15 V$

Figure 29. IRS2181 vs. Frequency (IRFBC40), $\rm R_{gate}{=}15~\Omega, V_{cc}{=}15~V$










Figure 31. IRS21814 vs. Frequency (IRFBC20), R_{gate} =33 Ω , V_{cc} =15 V













Figure 33. IRS21814 vs. Frequency (IRFBC40), R_{gate} =15 Ω , V_{cc} =15 V



















Figure 41. IRS21814s vs. Frequency (IRFBC40), $$R_{\rm gate}$=15\ \Omega, V_{\rm CC}$=15 V$



www.irf.com


International **tor** Rectifier

Package Details: MLPQ 4x4 -16L




S Y M		VGGD-10					
M B O L	MILLIMETERS			INCHES			
Ľ	MIN	NOM	MAX	MIN NOM MA			
Α	0.80	0.90	1.00	.032	.035	.039	
A1	0.00	0.02	0.05	.000	.0008	.0019	
A3		0.20 REF	-		.008 REF		
b	0.18	0.25	0.30	.007	.010	.012	
D2	1.78	1.88	1.98	.070	.074	.078	
D3	0.73 REF				.029 REF		
D4		1.40 REF	-		.055 REF		
D		4.00 BS(>	.157 BSC			
E		4.00 BS(>	.157 BSC			
E4		1.40 REF	-	.055 REF			
E3		0.73 REF	-	.029 REF			
E2	1.78	1.88	1.98	.070	.074	.078	
L	0.30	0.40	0.50	.012	.016	.020	
е		0.50 PITC	Ή	.020 PITCH			
N		16		16			
ND		4			4		
NE	4			4			
aaa	0.15			.0059			
bbb	0.10			.0039			
CCC		0.10			.0039		
ddd		0.05			.0019		

Tape and Reel Details: MLPQ 4x4



CARRIER TAPE DIMENSION FOR MLPQ4X4V

	Metric		Imp	erial
Code	Min	Max	Min	Max
A	7.90	8.10	0.311	0.358
В	3.90	4.10	0.154	0.161
С	11.70	12.30	0.461	0.484
D	5.45	5.55	0.215	0.219
E	4.25	4.45	0.168	0.176
F	4.25	4.45	0.168	0.176
G	1.50	n/a	0.059	n/a
Н	1.50	1.60	0.059	0.063




REEL DIMENSIONS FOR MLPQ4X4V

	Metric		Imp	erial
Code	Min	Max	Min	Max
A	329.60	330.25	12.976	13.001
В	20.95	21.45	0.824	0.844
С	12.80	13.20	0.503	0.519
A B C D E F	1.95	2.45	0.767	0.096
E	98.00	102.00	3.858	4.015
F	n/a	18.40	n/a	0.724
G Н	14.50	17.10	0.570	0.673
Н	12.40	14.40	0.488	0.566

www.irf.com



Part Marking Information



Ordering Information

Deee Dert Number	Deeke ve Turee	Standard Pack Form Quantity		Complete Dort Number				
Base Part Number	Package Type			Form Quantity		Form Quantity		Form Quantity
		Tube/Bulk	92	IRS21844MPBF				
IRS21844	MLPQ 4x4-16L	Tape and Reel	3,000	IRS21844MTRPBF				

The information provided in this document is believed to be accurate and reliable. However, International Rectifier assumes no responsibility for the consequences of the use of this information. International Rectifier assumes no responsibility for any infringement of patents or of other rights of third parties which may result from the use of this information. No license is granted by implication or otherwise under any patent or patent rights of International Rectifier. The specifications mentioned in this document are subject to change without notice. This document supersedes and replaces all information previously supplied.

For technical support, please contact IR's Technical Assistance Center http://www.irf.com/technical-info/

WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245 Tel: (310) 252-7105