### **1-CHANNEL FUN LED DRIVER**



#### **GENERAL DESCRIPTION**

IS31FL3190 is a 1-channel fun LED driver which has One Shot Programming mode and PWM Control mode for LED lighting effects. The maximum output current can be adjusted in 5 levels (5mA~42mA).

In PWM Control mode, the PWM duty cycle of each output can be independently programmed and controlled in 256 steps to simplify color mixing. In One Shot Programming mode, the timing characteristics for output current - current rising, holding, falling and off time, can be adjusted individually.

IS31FL3190 is available in UTQFN-9 (1.5mm × 1.5mm). It operates from 2.7V to 5.5V over the temperature range of -40°C to +85°C.

#### **FEATURES**

- Independently controlled automatic and semiautomatic breathing system-free pre-established pattern
- I2C interface, automatic address increment • function
- Independently controlled output of 256 PWM • steps
- 2.7V to 5.5V supply voltage •
- 5 levels programmable output current •
- Provide auto breathing current control with 640 • levels (5×128)
- Over-temperature protection •
- Operating temperature  $T_A = -40^{\circ}C \sim +85^{\circ}C$ •
- UTQFN-9 (1.5mm × 1.5mm) package

#### **APPLICATIONS**

- Mobile phones and other hand-held devices for LED display
- LED in home appliances



**TYPICAL APPLICATION CIRCUIT** 

Figure 1 Typical Application Circuit

Note 1: The IC should be placed far away from the mobile antenna in order to prevent the EMI.

#### July 2019



#### **PIN CONFIGURATION**

| Package | Pin Configuration (Top View)  |  |  |  |
|---------|---|--|--|--|
| UTQFN-9 | • SDB NC NC<br>(A1) (A2) (A3)<br>GND GND SDA<br>(B1) (B2) (B3)<br>OUT VCC SCL<br>(C1) (C2) (C3) |  |  |  |

#### PIN DESCRIPTION

| No.    | Pin | Description                           |
|--------|-----|---------------------------------------|
| A1     | SDB | Shutdown the chip when pulled to low. |
| A2, A3 | NC  | No connection.                        |
| B1, B2 | GND | Ground.                               |
| B3     | SDA | I2C serial data.                      |
| C1     | OUT | Current source output.                |
| C2     | VCC | Power supply.                         |
| C3     | SCL | I2C serial clock.                     |



#### ORDERING INFORMATION Industrial Range: -40°C to +85°C

| Order Part No.      | Package            | QTY/Reel |  |
|---------------------|--------------------|----------|--|
| IS31FL3190-UTLS2-TR | UTQFN-9, Lead-free | 3000     |  |

Copyright © 2019 Lumissil Microsystems. All rights reserved. Lumissil Microsystems reserves the right to make changes to this specification and its products at any time without notice. Lumissil Microsystems assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Lumissil Microsystems does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Lumissil Microsystems receives written assurance to its satisfaction, that:

a.) the risk of injury or damage has been minimized;

b.) the user assume all such risks; and

c.) potential liability of Lumissil Microsystems is adequately protected under the circumstances



#### **ABSOLUTE MAXIMUM RATINGS**

| Supply voltage, V <sub>CC</sub>  | -0.3V ~ +6.0V              |
|--|----------------------------|
| Voltage at any input pin   | $-0.3V \sim V_{CC} + 0.3V$ |
| Maximum junction temperature, T <sub>JMAX</sub>  | +150°C                     |
| Operating temperature range, T <sub>A</sub>  | -40°C ~ +85°C              |
| Storage temperature range, T <sub>STG</sub>  | -65°C ~ +150°C             |
| Package thermal resistance, junction to ambient (4 layer standard test PCB based on JESD 51-2A), $\theta_{JA}$ | 124.5°C/W                  |
| ESD (HBM)  | ±8kV                       |
| ESD (CDM)  | ±1kV                       |

Note 2: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other condition beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

 $T_A = 25^{\circ}$ C,  $V_{CC} = 2.7$ V $\sim$ 5.5V, unless otherwise noted. Typical value are  $T_A = 25^{\circ}$ C,  $V_{CC} = 5$ V.

| Symbol           | Parameter  | Condition  |     | Тур.           | Max. | Unit |  |
|------------------|--|--|-----|----------------|------|------|--|
| V <sub>cc</sub>  | Supply voltage                                   |  | 2.7 |                | 5.5  | V    |  |
| I <sub>CC</sub>  | Quiescent power supply current                   | V <sub>SDB</sub> = V <sub>CC</sub>   |     | 0.36           |      | mA   |  |
| I <sub>SD</sub>  | Shutdown current                                 | $V_{SDB}$ = 0V or software shutdown  |     |                | 2.5  | μA   |  |
| Ι <sub>ουτ</sub> | Output current                                   | PWM Control mode, V <sub>DS</sub> = 0.5V<br>PWM Register(04h)= 0xFF<br>Current Register(03h)= 0x00 |     | 42<br>(Note 3) |      | mA   |  |
| $V_{\text{HR}}$  | Current sink headroom voltage                    | I <sub>OUT</sub> = 42mA  |     | 500            |      | mV   |  |
| Logic Ele        | Logic Electrical Characteristics (SDA, SCL, SDB) |  |     |                |      |      |  |
| VIL              | Logic "0" input voltage                          | V <sub>CC</sub> = 2.7V   |     |                | 0.4  | V    |  |
| V <sub>IH</sub>  | Logic "1" input voltage                          | V <sub>CC</sub> = 5.5V   | 1.4 |                |      | V    |  |
| IIL              | Logic "0" input current                          | V <sub>INPUT</sub> = 0V (Note 4)   |     | 5              |      | nA   |  |
| I <sub>IH</sub>  | Logic "1" input current                          | V <sub>INPUT</sub> = V <sub>CC</sub> (Note 4)  |     | 5              |      | nA   |  |



#### DIGITAL INPUT SWITCHING CHARACTERISTICS (NOTE 4)

| Symbol               | Parameter  | Condition | Min. | Тур.                 | Max. | Unit |
|----------------------|--|-----------|------|----------------------|------|------|
| f <sub>SCL</sub>     | Serial-clock frequency                             |           |      |                      | 400  | kHz  |
| t <sub>BUF</sub>     | Bus free time between a STOP and a START condition |           | 1.3  |                      |      | μs   |
| t <sub>HD, STA</sub> | Hold time (repeated) START condition               |           | 0.6  |                      |      | μs   |
| t <sub>su, sta</sub> | Repeated START condition setup time                |           | 0.6  |                      |      | μs   |
| t <sub>su, sto</sub> | STOP condition setup time                          |           | 0.6  |                      |      | μs   |
| $t_{HD, DAT}$        | Data hold time                                     |           |      |                      | 0.9  | μs   |
| $t_{\text{SU, DAT}}$ | Data setup time                                    |           | 100  |                      |      | ns   |
| t <sub>LOW</sub>     | SCL clock low period                               |           | 1.3  |                      |      | μs   |
| t <sub>HIGH</sub>    | SCL clock high period                              |           | 0.7  |                      |      | μs   |
| t <sub>R</sub>       | Rise time of both SDA and SCL signals, receiving   | (Note 5)  |      | 20+0.1C <sub>b</sub> | 300  | ns   |
| t <sub>F</sub>       | Fall time of both SDA and SCL signals, receiving   | (Note 5)  |      | 20+0.1C <sub>b</sub> | 300  | ns   |

Note 3:  $I_{OUT}$  represents the average output current. See PWM Register, Table 7.

Note 4: Guaranteed by design.

Note 5:  $C_b$  = total capacitance of one bus line in pF.  $I_{SINK} \le 6mA$ .  $t_R$  and  $t_F$  measured between 0.3 ×  $V_{CC}$  and 0.7 ×  $V_{CC}$ .

#### DETAILED DESCRIPTION

#### **I2C INTERFACE**

The IS31FL3190 uses a serial bus, which conforms to the I2C protocol, to control the chip's functions with two wires: SCL and SDA. The IS31FL3190 has a 7-bit slave address (A7:A1), followed by the R/W bit, A0. Since IS31FL3190 only supports write operations, A0 must always be "0".

The complete slave address is:

#### Table 1 Slave Address (Write only):

| Bit   | A7:A1    | A0 |
|-------|----------|----|
| Value | 1101 000 | 0  |

The SCL line is uni-directional. The SDA line is bi-directional (open-collector) with a pull-up resistor (typically 4.7k $\Omega$ ). The maximum clock frequency specified by the I2C standard is 400kHz. In this discussion, the master is the microcontroller and the slave is the IS31FL3190.

The timing diagram for the I2C is shown in Figure 2. The SDA is latched in on the stable high level of the SCL. When there is no interface activity, the SDA line should be held high.

The "START" signal is generated by lowering the SDA signal while the SCL signal is high. The start signal will alert all devices attached to the I2C bus to check the incoming address against their own chip address.

The 8-bit chip address is sent next, most significant bit first. Each address bit must be stable while the SCL level is high.



After the last bit of the chip address is sent, the master checks for the IS31FL3190's acknowledge. The master releases the SDA line high (through a pull-up resistor). Then the master sends an SCL pulse. If the IS31FL3190 has received the address correctly, then it holds the SDA line low during the SCL pulse. If the SDA line is not low, then the master should send a "STOP" signal (discussed later) and abort the transfer.

Following acknowledge of IS31FL3190, the register address byte is sent, most significant bit first. IS31FL3190 must generate another acknowledge indicating that the register address has been received.

Then 8-bit of data byte are sent next, most significant bit first. Each data bit should be valid while the SCL level is stable high. After the data byte is sent, the IS31FL3190 must generate another acknowledge to indicate that the data was received.

The "STOP" signal ends the transfer. To signal "STOP", the SDA signal goes high while the SCL signal is high.

#### ADDRESS AUTO INCREMENT

To write multiple bytes of data into IS31FL3190, load the address of the data register that the first data byte is intended for. During the IS31FL3190 acknowledge of receiving the data byte, the internal address pointer will increment by one. The next data byte sent to IS31FL3190 will be placed in the new address, and so on (Figure 5).





Figure 5 Writing to IS31FL3190 (Automatic Address Increment)

#### **REGISTERS DEFINITIONS** Table 2 Register Function

| Address | Name                       | Function  |   | Table    | Default   |
|---------|----------------------------|---|---|----------|-----------|
| 00h     | Shutdown Register          | Set software shutdown mode                                  | W | 3        | 0000 0001 |
| 01h     | Breathing Control Register | Set the breathing function                                  | W | 4        |           |
| 02h     | LED Mode Register          | Set operation mode  | W | 5        |           |
| 03h     | Current Setting Register   | Set output current  | W | 6        |           |
| 04h     | PWM Register               | PWM duty cycle data setting in PWM<br>Control Mode          | W | W 7 0000 | 0000 0000 |
|         |                            | PWM duty cycle data setting in One Shot<br>Programming Mode | W | 8        |           |
| 07h     | PWM Update Register        | Load PWM Register data                                      | W | -        | XXXX XXXX |
| 0Ah     | T0 Register                | ster Set the T0 time  |   | 9        |           |
| 10h     | T1&T2 Register             | Set the T1&T2 time  | W | 10       | 0000 0000 |
| 16h     | T3&T4 Register             | Set the T3&T4 time  | W | 11       |           |
| 1Ch     | Time Update Register       | Load time registers' data                                   |   | -        | XXXX XXXX |
| 1Dh     | LED Control Register       | OUT enable bit  | W | 12       | 0000 0001 |
| 2Fh     | Reset Register             | Reset all registers to default value                        | W | -        | XXXX XXXX |

1

#### Shutdown Register Table 3 00h

| Bit     | D7:D6 | D5 | D4:D1 | D0  |
|---------|-------|----|-------|-----|
| Name    | -     | EN | -     | SSD |
| Default | 00    | 0  | 0000  | 1   |

The Shutdown Register sets software shutdown mode of IS31FL3190.

EN **Channel Control** 0

Channel disable

Channel enable

SSD Software Shutdown Enable 0 Normal operation 1

Software shutdown mode



#### Table 4 01h Breathing Control Register

| Bit     | D7:D6 | D5            | D4          | D3:D0 |
|---------|-------|---------------|-------------|-------|
| Name    | -     | RM            | HT          | -     |
| Default | 00    | 0             | 0           | 0000  |
|         |       | terel Desciet | en este the |       |

The Breathing Control Register sets the breathing function.

| RM | Ramping Mode Enable |
|----|---------------------|
| 0  | Disable             |
| 1  | Enable              |

HT Hold Time Selection

- 0 Hold on T2
- 1 Hold on T4

Table 5 02h LED Mode Register

| Bit     | D7:D6 | D5  | D4:D0 |
|---------|-------|-----|-------|
| Name    | -     | LED | -     |
| Default | 00    | 0   | 00000 |

The LED Mode Register sets operation mode of IS31FL3190.

LED Mode Selection

0 PWM Control Mode

1 One Shot Programming Mode

#### Table 6 03h Current Setting Register

| Bit     | D7:D5 | D4:D2 | D1:D0 |
|---------|-------|-------|-------|
| Name    | -     | CS    | -     |
| Default | 000   | 000   | 00    |

The Current Setting Register stores the maximum current setting,  $I_{MAX}$ , for all of the LED output channels.

| 000 | 42mA |  |
|-----|------|--|
| 001 | 10mA |  |

010 5mA

011 30mA

1xx 17.5mA

## Table 704hPWM RegisterOperate in PWM Control Mode

| Bit     | D7:D0     |
|---------|-----------|
| Name    | PWM       |
| Default | 0000 0000 |
|         |           |

The value in the PWM Register modulates the LEDs in 256 steps.

The value of the PWM Register decides the average output current. The average output current may be computed using the Formula (1):

$$I_{OUT} = \frac{I_{MAX}}{256} \cdot \sum_{n=0}^{7} D[n] * 2^n$$
(1)

Where D[n] stands for the individual bit value, 1 or 0, in location n.

For example: if D7:D0 = 10110101,

 $I_{OUT} = I_{MAX} (2^0 + 2^2 + 2^4 + 2^5 + 2^7)/256$ 

I<sub>MAX</sub> is set by Current Setting Register.

# Table 8 04h PWM Register Operate in One Shot Programming Mode

| Bit     | D7:D1   | D0 |
|---------|---------|----|
| Name    | PWM     | -  |
| Default | 000 000 | 0  |

The value in the PWM Register modulates the LEDs in 128 steps.

The value of the PWM Register decides the average output current. The average output current may be computed using the Formula (2):

$$I_{OUT} = \frac{I_{MAX}}{128} \cdot \sum_{n=0}^{7} D[n] * 2^n$$
 (2)

Where D[n] stands for the individual bit value, 1 or 0, in location n.

For example: if D7:D1 = 1011010,

 $I_{OUT} = I_{MAX} (2^1 + 2^3 + 2^4 + 2^6)/128$ 

I<sub>MAX</sub> is set by Current Setting Register.

#### 07h PWM Update Register

The data sent to the PWM Register will be stored in temporary registers. A write operation of "0000 0000" value to the PWM Update Register is required to update the register (04h).



#### Table 9 0Ah T0 Register

| Bit     | D7:D4 | D3:D0 |
|---------|-------|-------|
| Name    | TO    | -     |
| Default | 0000  | 0000  |

The T0 Registers set the T0 time in One Shot Programming mode.

| Т0     | T0 Setting  |
|--------|-------------|
| 0000   | 0s          |
| 0001   | 0.13s       |
| 0010   | 0.26s       |
| 0011   | 0.52s       |
| 0100   | 1.04s       |
| 0101   | 2.08s       |
| 0110   | 4.16s       |
| 0111   | 8.32s       |
| 1000   | 16.64s      |
| 1001   | 33.28s      |
| 1010   | 66.56s      |
| Others | Unavailable |

#### Table 10 10h T1&T2 Register

| Bit     | D7:D5 | D4:D1 | D0 |
|---------|-------|-------|----|
| Name    | T1    | T2    | -  |
| Default | 000   | 0000  | 0  |

The T1&T2 Registers set the T1&T2 time in One Shot Programming mode.

| T1  | T1 Setting |
|-----|------------|
| 000 | 0.13s      |
| 001 | 0.26s      |
| 010 | 0.52s      |
| 011 | 1.04s      |
| 100 | 2.08s      |
| 101 | 4.16s      |
| 110 | 8.32s      |
| 111 | 16.64s     |
|     |            |

| 0000   | 0s          |
|--------|-------------|
| 0001   | 0.13s       |
| 0010   | 0.26s       |
| 0011   | 0.52s       |
| 0100   | 1.04s       |
| 0101   | 2.08s       |
| 0110   | 4.16s       |
| 0111   | 8.32s       |
| 1000   | 16.64s      |
| Others | Unavailable |

T2 Setting

**T2** 

#### Table 11 16h T3&T4 Register

| Bit     | D7:D5 | D4:D1 | D0 |
|---------|-------|-------|----|
| Name    | Т3    | T4    | -  |
| Default | 000   | 0000  | 0  |

The T3&T4 Registers set the T3&T4 time in One Shot Programming mode.

| T3     | T3 Setting  |
|--------|-------------|
| 000    | 0.13s       |
| 001    | 0.26s       |
| 010    | 0.52s       |
| 011    | 1.04s       |
| 100    | 2.08s       |
| 101    | 4.16s       |
| 110    | 8.32s       |
| 111    | 16.64s      |
|        |             |
| Т4     | T4 Setting  |
| 0000   | 0s          |
| 0001   | 0.13s       |
| 0010   | 0.26s       |
| 0011   | 0.52s       |
| 0100   | 1.04s       |
| 0101   | 2.08s       |
| 0110   | 4.16s       |
| 0111   | 8.32s       |
| 1000   | 16.64s      |
| 1001   | 33.28s      |
| 1010   | 66.56s      |
| Others | Unavailable |

#### 1Ch Time Update Register

The data sent to the time registers will be stored in temporary registers. A write operation of "0000 0000" value to the Time Update Register is required to update the registers (0Ah, 10h, 16h).



#### Table 12 1Dh LED Control Register

| Bit     | D7:D1    | D0  |
|---------|----------|-----|
| Name    | -        | OUT |
| Default | 0000 000 | 1   |

The LED Control Registers store the on or off state of each channel LED.

- 0 LED off
- 1 LED on

#### 2Fh Reset Register

Once user writes "0000 0000" to the Reset Register, IS31FL3190 will reset all registers to their default value. On initial power-up, the IS31FL3190 registers are reset to their default values for a blank display.



#### FUNCTIONAL BLOCK DIAGRAM



#### **TYPICAL APPLICATION INFORMATION**

#### **GENERAL DESCRIPTION**

IS31FL3190 is a 1-channel LED driver with two-dimensional auto breathing and PWM Control mode. It can drive two individual LEDs.

#### **PWM CONTROL**

By setting the LED bits of the LED Mode Register (03h) to "0", the IS31FL3190 will operate in PWM Control Mode. The PWM Register (Table 7, 04h) can modulate LED brightness of one channel with 256 steps. For example, if the data in PWM Register is "0000 0100", then the PWM is the fourth step, with a duty cycle of 4/256.

In PWM control mode, a new value must be written to the PWM register to change the output PWM duty cycle. Writing new data continuously to the registers can modulate the brightness of the LEDs to achieve a breathing effect, blinking, or any other effects that the user defines.

#### LED BREATHING CONTROL

By setting the LED bits of the LED Mode Register (03h) to "1", the IS31FL3190 will operate in One Shot Programming mode. In this mode, the LED intensity is automatically modulated in a breathing cycle, independently controlled by T0~T4. T0 is an offset time period which runs only once at the start of the cycle. The full cycle is T1 to T4 (Figure 6). The maximum output current can be adjusted by the PWM Register (Table 8, 04h) in 128 steps.



Figure 6 Breathing Timing



By setting the LED bits of the LED Mode Register (02h) to "1" and the RM bit of the Breathing Control Register (01h) to "1", the ramping function is enabled. HT is the time select bit. When HT bit is set to "0", T2 will be held forever, and the LED will remain at the programmed maximum intensity. When HT bit is set to "1", T3 will continue and T4 will be held, causing the LED to complete one breathing cycle and then remain off.

#### SHUTDOWN MODE

Shutdown mode can either be used as a means of reducing power consumption or generating a flashing display (repeatedly entering and leaving shutdown mode). During shutdown mode all registers retain their data.

#### Software Shutdown

By setting SSD bit of the Shutdown Register (00h) to "1", the IS31FL3190 will operate in software shutdown mode, wherein they consume only  $3.5\mu$ A (typ.) current. When the IS31FL3190 is in software shutdown mode, all current sources are switched off.

#### Hardware Shutdown

The chip enters hardware shutdown mode when the SDB pin is pulled low.





#### **CLASSIFICATION REFLOW PROFILES**

| Profile Feature  | Pb-Free Assembly                 |
|--|----------------------------------|
| Preheat & Soak<br>Temperature min (Tsmin)<br>Temperature max (Tsmax)<br>Time (Tsmin to Tsmax) (ts) | 150°C<br>200°C<br>60-120 seconds |
| Average ramp-up rate (Tsmax to Tp)   | 3°C/second max.                  |
| Liquidous temperature (TL)<br>Time at liquidous (tL)   | 217°C<br>60-150 seconds          |
| Peak package body temperature (Tp)*  | Max 260°C                        |
| Time (tp)** within 5°C of the specified classification temperature (Tc)                            | Max 30 seconds                   |
| Average ramp-down rate (Tp to Tsmax)   | 6°C/second max.                  |
| Time 25°C to peak temperature  | 8 minutes max.                   |



Figure 7 Classification Profile



#### PACKAGE INFORMATION

#### UTQFN-9





### **RECOMMENDED LAND PATTERN**

#### UTQFN-9



#### Note:

- 1. Land pattern complies to IPC-7351.
- 2. All dimensions in MM.

3. This document (including dimensions, notes & specs) is a recommendation based on typical circuit board manufacturing parameters. Since land pattern design depend on many factors unknown (eg. User's board manufacturing specs), user must determine suitability for use.