

18-CHANNEL LED DRIVER; SELECTABLE PWM FREQUENCY

August 2018

GENERAL DESCRIPTION

IS31FL3208A is comprised of 18 constant current channels each with independent PWM control, designed for driving LEDs, PWM frequency can be 23kHz (default) or 3.45kHz. The output current of each channel can be set at up to 38mA (Max.) by an external resistor and independently scaled by a factor of 1, 11/12, 9/12 and 7/12. The average LED current of each channel can be changed in 256 steps by changing the PWM duty cycle through an I2C interface.

The chip can be turned off by pulling the SDB pin low or by using the software shutdown feature to reduce power consumption.

IS31FL3208A is available in QFN-28 (4mm × 4mm) package. It operates from 2.7V to 5.5V over the temperature range of -40°C to +125°C.

FEATURES

- 2.7V to 5.5V supply
- Each channel output current up to 38mA
- Accuracy between channels and ICs: <±6% (Max.)
- I2C interface, automatic address increment function
- Four selectable I2C addresses
- Internal reset register
- Modulate LED brightness with 256 steps PWM
- Each channel can be controlled independently
- Each channel can be scaled independently by 1, 11/12, 9/12 and 7/12
- PWM frequency selectable
 - 23kHz (default)
 - 3.45kHz
- -40°C to +125°C temperature range
- QFN-28 (4mm × 4mm) package

APPLICATIONS

- Hand-held devices for LED display
- LED in home appliances

TYPICAL APPLICATION CIRCUIT




Figure 1 Typical Application Circuit (V_{CC}= Battery)



TYPICAL APPLICATION CIRCUIT(CONTINUED)




Figure 2 Typical Application Circuit (V_{CC}= 5V)

- Note 1: V_{LED+} should be same as VCC voltage.
- Note 2: V_{IH} is the high level voltage for IS31FL3208A, which is usually same as V_{CC} of Micro Controller, e.g. if V_{CC} of Micro Controller is 3.3V, V_{IH} =3.3V. If V_{CC} =5V and V_{IH} is lower than 2.8V, recommend to add a level shift circuit for SDA and SCL.
- Note 3: A 0.1µF capacitor is necessary for passing the EFT test.
- Note 4: These resistors are optional to help reduce the power of IS31FL3208A only (values are for $V_{\text{LED+}}=5V$).
- Note 5: The maximum output current is set to 38mA when R_{ISET} = 2k Ω . Please refer Page 11 for setting LED current.
- Note 6: The IC should be placed far away from the antenna in order to prevent the EMI.



PIN CONFIGURATION

Package	Pin Configuration (Top View)
QFN-28	SDB 11

PIN DESCRIPTION

No.	Pin	Description
1	SDB	Shutdown the chip when pulled low.
2	AD	I2C address setting.
3	VCC	Power supply.
4,11, 18,25	GND	Ground.
5	ISET	Input terminal used to connect an external resistor. This regulates the global output current.
6	SDA	I2C serial data.
7	SCL	I2C serial clock.
8~10	OUT1~OUT3	Output channel 1~3 for LEDs.
12~17	OUT4 ~ OUT9	Output channel 4~9 for LEDs.
19~24	OUT10 ~ OUT15	Output channel 10~15 for LEDs.
26~28	OUT16 ~ OUT18	Output channel 16~18 for LEDs.
	Thermal Pad	Connect to GND.





ORDERING INFORMATION Industrial Range: -40°C to +125°C

Order Part No.	Package	QTY/Reel	
IS31FL3208A-QFLS4-TR	QFN-28, Lead-free	2500	

Copyright © 2018 Lumissil Microsystems. All rights reserved. Lumissil Microsystems reserves the right to make changes to this specification and its products at any time without notice. Lumissil Microsystems assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Lumissil Microsystems does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Lumissil Microsystems receives written assurance to its satisfaction, that:

- a.) the risk of injury or damage has been minimized;
- b.) the user assume all such risks; and
- c.) potential liability of Lumissil Microsystems is adequately protected under the circumstances



ABSOLUTE MAXIMUM RATINGS

Supply voltage, V _{CC}	-0.3V ~ +6.0V
Voltage at SCL, SDA, SDB, OUT1 to OUT18	$-0.3V \sim V_{CC} + 0.3V$
Maximum junction temperature, T _{JMAX}	+150°C
Storage temperature range, T _{STG}	-65°C ~ +150°C
Operating temperature range, T _A =T _J	-40°C ~ +125°C
Package thermal resistance, junction to ambient (4 layer standard test PCB based on JESD 51-2A), θ_{JA}	51.4°C/W
ESD (HBM)	±8kV
ESD (CDM)	±1kV

Note 7: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other condition beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

Typical values are $T_A = 25$ °C, $V_{CC} = 3.6$ V.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
V_{CC}	Supply voltage		2.7		5.5	V
I _{MAX}	Maximum global output current	V_{CC} = 4.2V, V_{OUT} = 0.8V R_{ISET} = 2k Ω , SL= "010000" (Note 8)		38		mA
I _{OUT}	Output current	V_{OUT} = 0.6V R_{ISET} = 3.3k Ω , SL= "010000"		23		mA
ΔI_{MATCH}	Output current mismatch between channels	V_{OUT} = 0.6V R _{ISET} = 3.3k Ω , SL= "010000" (Note 9)	-6		6	%
V_{HR}	Headroom voltage	R_{ISET} = 3.3k Ω , I_{OUT} = 20mA SL= "010000"		0.4	0.6	V
I_{CC}	Quiescent power supply current	R_{ISET} = 3.3k Ω		5		mA
I _{SD}	Shutdown current	V_{SDB} = 0V or software shutdown T_A = 25°C, V_{CC} = 3.6V		2	3	μA
r.		0x27= 0x00		23		kHz
f _{OUT}	PWM frequency of output	0x27= 0x01		3.45		kHz
l _{oz}	Output leakage current	V _{SDB} = 0V or software shutdown, V _{OUT} = 5.5V			0.2	μΑ
T _{SHDN}	Thermal shutdown	(Note 10)		160		°C
T _{SHDNHYST}	Hysteresis	(Note 10)		20		°C
V _{EXT}	Output voltage of R-EXT pin			1.3		V
Logic Elec	Logic Electrical Characteristics (SDA, SCL, SDB, AD)					
V_{IL}	Logic "0" input voltage	V _{CC} = 2.7V~5.5V			0.4	V
V _{IH}	Logic "1" input voltage	V _{CC} = 2.7V~5.5V	1.4			V
I _{IL}	Logic "0" input current	V _{INPUT} = 0V (Note 10)		5		nA
I _{IH}	Logic "1" input current	V _{INPUT} = V _{CC} (Note 10)		5		nA





DIGITAL INPUT SWITCHING CHARACTERISTICS (NOTE 10)

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
f _{SCL}	Serial-Clock frequency				400	kHz
t _{BUF}	Bus free time between a STOP and a START condition		1.3			μs
t _{HD, STA}	Hold time (repeated) START condition		0.6			μs
t _{SU, STA}	Repeated START condition setup time		0.6			μs
t _{SU, STO}	STOP condition setup time		0.6			μs
t _{HD, DAT}	Data hold time (Note 11)				0.9	μs
t _{SU, DAT}	Data setup time (Note 12)		100			ns
t_{LOW}	SCL clock low period		1.3			μs
t _{HIGH}	SCL clock high period		0.7			μs
t _R	Rise time of both SDA and SCL signals, receiving (Note 13)			20+0.1C _b	300	ns
t _F	Fall time of both SDA and SCL signals, receiving (Note 13)			20+0.1C _b	300	ns

Note 8: The recommended minimum value of R_{ISET} is $2k\Omega$, or it may cause a large current.

Note 9: $\Delta I_{MATCH} = (I_{OUT} - I_{AVG})/I_{AVG} \times 100\%$. $I_{AVG} = (I_{OUT1} + I_{OUT2} + ... I_{OUT18})/18$.

Note 10: Guaranteed by design.

Note 11: The minimum $t_{HD,DAT}$ measured start from $V_{IL}(max)$ of SCL signal. The maximum $t_{HD,DAT}$ has only to be met if the device does not stretch the LOW period (t_{LOW}) of the SCL signal. $V_{IL}(max)$

Note 12: A Fast-mode I2C-bus device can be used in a Standard-mode I2C-bus system, but the requirement $t_{SU,DAT} \ge 250$ ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t_R max + $t_{SU,DAT}$ = 1000 + 250 = 1250ns (according to the Standard-mode I2C-bus specification) before the SCL line is released.

Note 13: C_b = total capacitance of one bus line in pF. $I_{SINK} \le 6mA$. t_R and t_F measured between 0.3 × V_{CC} and 0.7 × V_{CC} . Guaranteed by design.



DETAILED DESCRIPTION

12C INTERFACE

The IS31FL3208A uses a serial bus, which conforms to the I2C protocol, to control the chip's functions with two wires: SCL and SDA. The IS31FL3208A has a 7-bit slave address (A7:A1), followed by the R/W bit, A0. Since IS31FL3208A only supports write operations, A0 must always be "0". The value of bits A1 and A2 are decided by the connection of the AD pin.

The complete slave address is:

Table 1 Slave Address (Write Only):

Bit	A7:A3	A2:A1	A0
Value	11011	AD	0

AD connected to GND, AD = 00;

AD connected to VCC, AD = 11;

AD connected to SCL, AD = 01;

AD connected to SDA, AD = 10;

The SCL line is uni-directional. The SDA line is bi-directional (open-collector) with a pull-up resistor (typically $4.7k\Omega$). The maximum clock frequency specified by the I2C standard is 400kHz. In this discussion, the master is the microcontroller and the slave is the IS31FL3208A.

The timing diagram for the I2C is shown in Figure 3. The SDA is latched in on the stable high level of the SCL. When there is no interface activity, the SDA line should be held high.

The "START" signal is generated by lowering the SDA signal while the SCL signal is high. The start signal will alert all devices attached to the I2C bus to check the incoming address against their own chip address.

The 8-bit chip address is sent next, most significant bit first. Each address bit must be stable while the SCL level is high.

After the last bit of the chip address is sent, the master checks for the IS31FL3208A's acknowledge. The master releases the SDA line high (through a pull-up resistor). Then the master sends an SCL pulse. If the IS31FL3208A has received the address correctly, then it holds the SDA line low during the SCL pulse. If the SDA line is not low, then the master should send a "STOP" signal (discussed later) and abort the transfer.

Following acknowledge of IS31FL3208A, the register address byte is sent, most significant bit first. IS31FL3208A must generate another acknowledge indicating that the register address has been received.

Then 8-bit of data byte are sent next, most significant bit first. Each data bit should be valid while the SCL level is stable high. After the data byte is sent, the IS31FL3208A must generate another acknowledge to indicate that the data was received.

The "STOP" signal ends the transfer. To signal "STOP", the SDA signal goes high while the SCL signal is high.

ADDRESS AUTO INCREMENT

To write multiple bytes of data into IS31FL3208A, load the address of the data register that the first data byte is intended for. During the IS31FL3208A acknowledge of receiving the data byte, the internal address pointer will increment by one. The next data byte sent to IS31FL3208A will be placed in the new address, and so on. The auto increment of the address will continue as long as data continues to be written to IS31FL3208A (Figure 6).




Figure 3 Interface Timing




Figure 4 Bit Transfer






Figure 5 Writing to IS31FL3208A (Typical)




Figure 6 Writing to IS31FL3208A (Automatic Address Increment)

REGISTERS DEFINITIONS

Table 2 Register Function

Address	Name	Function	Table	Default
00h	Shutdown Register	Set software shutdown mode	3	0000 0000
01h~12h	PWM Register	18 channels PWM duty cycle data register	4	0000 0000
13h	PWM Update Register	Load PWM Register and LED Control Register's data	-	0000 0000
14h~25h	LED Control Register	Channel 1 to 18 enable bit and current setting	5	
26h	Global Control Register	Set all channels enable	6	0000 0000
27h	Output Frequency Setting Register	Set all channels operating frequency	7	
2Fh	Reset Register	Reset all registers into default value	-	0000 0000

Table 3 00h Shutdown Register

Bit	D7:D1	D0
Name	-	SSD
Default	0000 000	0

The Shutdown Register sets software shutdown mode of IS31FL3208A.

SSD Software Shutdown Enable
O Software shutdown mode

1 Normal operation

Table 4 01h~12h PWM Register (OUT1~OUT18)

Bit	D7:D0
Name	PWM
Default	0000 0000

The PWM Registers adjusts LED luminous intensity in 256 steps.

The value of a channel's PWM Register decides the average output current for each output, OUT1~OUT18. The average output current may be computed using the Formula (1):

$$I_{OUT} = \frac{I_{MAX}}{256} \cdot \sum_{n=0}^{7} D[n] \cdot 2^n$$
 (1)

Where "n" indicates the bit location in the respective PWM register.

For example: D7:D0 = 10110101,

$$I_{OUT} = I_{MAX} (2^0 + 2^2 + 2^4 + 2^5 + 2^7)/256$$

The I_{OUT} of each channel is setting by the SL bit of LED Control Register (14h~25h). Please refer to the detail information in Page 10.

13h PWM Update Register

The data sent to the PWM Registers and the LED Control Registers will be stored in temporary registers. A write operation of "0000 0000" value to the Update Register is required to update the registers (01h~12h, 14h~25h).

Table 5 14h~25h LED Control Register (OUT1~OUT18)

	(0011 00110)			
Bit	D7:D6	D5:D0		
Name	-	SL		
Default	00	00 0000		

The LED Control Registers store the on or off state of each LED and set the output current.

SL	HEX	Output Current (I _{OUT})
010000	0x10	I _{OUT} =I _{MAX}
010001	0x11	I_{OUT} =11/12 I_{MAX}
010010	0x12	I_{OUT} =9/12 I_{MAX}
010011	0x13	I_{OUT} =7/12 I_{MAX}
00xxxx	0x0x	I _{OUT} =0
Others		Not allowed

Table 6 26h Global Control Register

Bit	D7:D1	D0
Name	-	G_EN
Default	0000 000	0

The Global Control Register set all channels enable.

G_EN Global LED Enable

0 Normal operation1 Shutdown all LEDs

Table 7 27h Output Frequency Setting Register

Bit	D7:D1	D0
Name	-	OFS
Default	0000000	0

The Output Frequency Setting Register selects a fixed PWM operating frequency for all output channels.

OFS Output Frequency Setting


0 23kHz1 3.45kHz

2Fh Reset Register

Once user writes "0000 0000" data to the Reset Register, IS31FL3208A will reset all registers to default value. On initial power-up, the IS31FL3208A registers are reset to their default values for a blank display.



FUNCTIONAL BLOCK DIAGRAM





TYPICAL APPLICATION INFORMATION

PWM CONTROL

The PWM Registers (01h~12h) can modulate LED brightness of 18 channels with 256 steps. For example, if the data in PWM Register is "0000 0100", then the PWM is the fourth step.

Writing new data continuously to the registers can modulate the brightness of the LEDs to achieve a breathing effect.

RISET

The maximum output current of OUT1 \sim OUT18 can be adjusted by the external resistor, R_{ISET} , as described in Formula (2).

$$I_{MAX} = x \cdot \frac{V_{ISET}}{R_{ISET}} \tag{2}$$

x = 58.5, $V_{ISET} = 1.3V$.

The recommended minimum value of R_{ISET} is $2k\Omega$.

CURRENT SETTING

The current of each LED can be set independently by the SL bit of LED Control Register (14h~25h). The maximum global current is set by the external register $R_{\rm ISET}$.

When channels drive different quantity of LEDs, adjust maximum output current according to quantity of LEDs to ensure average current of each LED is the same.

For example, set R_{ISET} = 3.3k Ω then I_{MAX} = 23mA.

GAMMA CORRECTION

In order to perform a better visual LED breathing effect we recommend using a gamma corrected PWM value to set the LED intensity. This results in a reduced number of steps for the LED intensity setting, but causes the change in intensity to appear more linear to the human eye.

Gamma correction, also known as gamma compression or encoding, is used to encode linear luminance to match the non-linear characteristics of display. Since the IS31FL3208A can modulate the brightness of the LEDs with 256 steps, a gamma correction function can be applied when computing each subsequent LED intensity setting such that the changes in brightness matches the human eye's brightness curve.

Table 8 32 Gamma Steps With 256 PWM Steps

C(0)	C(1)	C(2)	C(3)	C(4)	C(5)	C(6)	C(7)
0	1	2	4	6	10	13	18
C(8)	C(9)	C(10)	C(11)	C(12)	C(13)	C(14)	C(15)
22	28	33	39	46	53	61	69
C(16)	C(17)	C(18)	C(19)	C(20)	C(21)	C(22)	C(23)
78	86	96	106	116	126	138	149
C(24)	C(25)	C(26)	C(27)	C(28)	C(29)	C(30)	C(31)
161	173	186	199	212	226	240	255




Figure 7 Gamma Correction (32 Steps)

Choosing more gamma steps provides for a more continuous looking breathing effect. This is useful for very long breathing cycles. The recommended configuration is defined by the breath cycle T. When T=1s, choose 32 gamma steps, when T=2s, choose 64 gamma steps. The user must decide the final number of gamma steps not only by the LED itself, but also based on the visual performance of the finished product.

Table 9 64 Gamma Steps With 256 PWM Steps

			ia Otop	•	20011	TIVI OLG	
C(0)	C(1)	C(2)	C(3)	C(4)	C(5)	C(6)	C(7)
0	1	2	3	4	5	6	7
C(8)	C(9)	C(10)	C(11)	C(12)	C(13)	C(14)	C(15)
8	10	12	14	16	18	20	22
C(16)	C(17)	C(18)	C(19)	C(20)	C(21)	C(22)	C(23)
24	26	29	32	35	38	41	44
C(24)	C(25)	C(26)	C(27)	C(28)	C(29)	C(30)	C(31)
47	50	53	57	61	65	69	73
C(32)	C(33)	C(34)	C(35)	C(36)	C(37)	C(38)	C(39)
C(32)	C(33) 81	C(34) 85	C(35)	C(36)	C(37)	C(38)	C(39)
77	81	85	89	94	99	104	109
77 C(40)	81 C(41)	85 C(42)	89 C(43)	94 C(44)	99 C(45)	104 C(46)	109 C(47)
77 C(40) 114	81 C(41) 119	85 C(42) 124	89 C(43) 129	94 C(44) 134	99 C(45) 140	104 C(46) 146	109 C(47) 152
77 C(40) 114 C(48)	81 C(41) 119 C(49)	85 C(42) 124 C(50)	89 C(43) 129 C(51)	94 C(44) 134 C(52)	99 C(45) 140 C(53)	104 C(46) 146 C(54)	109 C(47) 152 C(55)




Figure 8 Gamma Correction (64 Steps)

Note, the data of 32 gamma steps is the standard value and the data of 64 gamma steps is the recommended value.

SHUTDOWN MODE

Shutdown mode can be used as a means of reducing power consumption. During shutdown mode all registers retain their data.

Software Shutdown

By setting SSD bit of the Shutdown Register (00h) to "0", the IS31FL3208A will operate in software shutdown mode. When the IS31FL3208A is in software shutdown mode, all current sources are switched off.

Hardware Shutdown

The chip enters hardware shutdown mode when the SDB pin is pulled low.

PWM FREQUENCY SELECT

The IS31FL3208A output channels operate with a default PWM frequency of 23kHz. Because all the OUTx channels are synchronized, the DC supply will experience large instantaneous current surges when

the OUTx channels turn ON. These current surges will generate an AC ripple on the power supply which cause stress to the decoupling capacitors.

When the AC ripple is applied to a monolithic ceramic capacitor chip (MLCC) it will expand and contract causing the PCB to flex and generate audible hum in the range of between 20Hz to 20kHz, To avoid this hum, there are many countermeasures, such as selecting the capacitor type and value which will not cause the PCB to flex and contract.

An additional option for avoiding audible hum is to set the IS31FL3208A's output PWM frequency above the audible range. The Output Frequency Setting Register 27h bit D0 can be used to set the switching frequency to 23kHz (Default), which is beyond the audible range. Figure 8 below shows the variation of output PWM frequency across supply voltage and temperature.




Figure 9 Output PWM Frequency vs. V_{CC}



CLASSIFICATION REFLOW PROFILES

Profile Feature	Pb-Free Assembly	
Preheat & Soak Temperature min (Tsmin) Temperature max (Tsmax) Time (Tsmin to Tsmax) (ts)	150°C 200°C 60-120 seconds	
Average ramp-up rate (Tsmax to Tp)	3°C/second max.	
Liquidous temperature (TL) Time at liquidous (tL)	217°C 60-150 seconds	
Peak package body temperature (Tp)*	Max 260°C	
Time (tp)** within 5°C of the specified classification temperature (Tc)	Max 30 seconds	
Average ramp-down rate (Tp to Tsmax)	6°C/second max.	
Time 25°C to peak temperature	8 minutes max.	





Figure 10 Classification Profile



PACKAGE INFORMATION


QFN-28





RECOMMENDED LAND PATTERN

QFN-28



Note

- 1. Land pattern complies to IPC-7351.
- 2. All dimensions in MM.
- 3. This document (including dimensions, notes & specs) is a recommendation based on typical circuit board manufacturing parameters. Since land pattern design depends on many factors unknown (eg. user's board manufacturing specs), user must determine suitability for use.