



March 2022

GENERAL DESCRIPTION

The IS32LT3147 is a six-channel linear LED driver supporting a thermal shunt resistor for power dissipation to minimize the device thermal stress. Each channel has its own individual PWM control input. For added system reliability, the IS32LT3147 integrates fault detection circuitry for LED open/short circuit, single LED short circuit, thermal roll-off and thermal shutdown conditions. The FAULTB is a bi-directional open drain pin for reporting fault conditions and receiving system fault signal inputs. The FMODE pin configures the type of response to a fault signal, either "One Fail Other On" or "One Fail All Fail".

The IS32LT3147 device is available in an eTSSOP-20 package with exposed pad for enhanced thermal dissipation.

APPLICATIONS

- Sequential turn light
- Welcome light
- Rear light
- Stop or taillight
- Interior lighting

FEATURES

- Wide input voltage range: 5V~40V
- Thermal shunt resistor to optimize the device thermal stress
- 6-CH current source driver
- Parallel outputs for higher current using multiple channels of a single IC or multiple ICs
- Individual PWM dimming to each channel
- Adjustable constant output current set by reference resistor
 - Max. current: 75mA per channel
 - Max. current: 450mA in Parallel Operation
- · Low headroom voltage
 - Max. headroom: 500mV at 25mA per channel - Max. headroom: 900mV at 75mA per channel
- Robust fault protection with reporting:
- Fault modes selectable: "one fails all fail" or "one fails other on"
- Single LED short single resistor to set the detection threshold
- LED string open/short
- Current setting pin (ISET) open/short
- Thermal shutdown
- External UVLO setting for single LED short and LED string open detection
- FAULTB pin for failure reporting, allowing parallel bus connection
- Current slew rate control to optimize EMI performance
- Thermal roll-off over junction temperature current derating
- Operating junction temperature range -40°C to 150°C
- AEC-Q100 Qualified



TYPICAL APPLICATION CIRCUIT



Figure 1 Typical Application Circuit

Note 1: The R_{PWM1}~R_{PWM6} resistors must always be installed to prevent the current flowing into the PWMx pins. Recommended value is 10kΩ.



PIN CONFIGURATION

Package	Pin Configuration (Top View)					
eTSSOP-20	UV PWM6 PWM5 GND ISET SLSTH FMODE PWM4 PWM3 PWM2	1 2 3 4 5 6 7 8 9 10	20 VINB 19 VINA 18 OUT1 17 OUT2 16 OUT3 15 OUT4 14 OUT5 13 OUT6 12 FAULTB 11 PWM1			

PIN DESCRIPTION

No.	Pin	Description			
1	UV	With an external resistor divider, it can set external UVLO for LED string open and single LED short fault detection.			
2, 3	PWM6, PWM5	PWM dimming pin to OUT6 and OUT5. Pulling all PWM1~PWM6 pins low for $>t_{SD}$ will force the device into shutdown mode.			
4	GND	Ground pin.			
5	ISET	Resistor on this pin to GND sets the maximum output current for channel OUT1~OUT6.			
6	SLSTH	Single LED short detection voltage setting pin. Connect a resistor to ground to set.			
7	FMODE	Fault action modes select pin. Connect a proper value resistor to ground to select.			
8~11	PMW4~ PWM1	PWM dimming pin to OUT4~OUT1. Pulling all PWM1~PWM6 pins low for $>t_{SD}$ will force the device into shutdown mode.			
12	FAULTB	Open drain I/O diagnostic pin. Active low output driven by the device when it detects a fault condition. As an input $(R_{FMODE}=0\Omega \text{ or } 27k\Omega)$, this pin will accept an externally generated FAULTB signal to disable the device output to satisfy the "One-Fail-All-Fail" function. Note this pin requires an external pull up resistor (R_{FAULTB}).			
13~18	OUT6~ OUT1	Current output pin. Connect the anode of the LED string to this pin and cathode to GND.			
19	VINA	Power supply pin.			
20	VINB	Thermal shunt pin. Connect a power resistor from VINA to this pin to shunt the power dissipation on the device.			
	Thermal Pad	Must be connected to GND with sufficient copper for heat sink.			



ORDERING INFORMATION Automotive Range: -40°C to +125°C

Order Part No.	Package	QTY/Reel	
IS32LT3147-ZLA3-TR	eTSSOP-20, Lead-free	2500	

Lumissil Microsystems does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Lumissil Microsystems receives written assurance to its satisfaction, that:

a.) the risk of injury or damage has been minimized;

b.) the user assume all such risks; and

c.) potential liability of Lumissil Microsystems is adequately protected under the circumstances

Copyright © 2022 Lumissil Microsystems. All rights reserved. Lumissil Microsystems reserves the right to make changes to this specification and its products at any time without notice. Lumissil Microsystems assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.



ABSOLUTE MAXIMUM RATINGS (NOTE 2)

Voltage at VINA and VINB pins	-0.3V ~ +45V
Voltage at UV, PWM1~PWM6, FAULTB and OUT1~OUT6 pins	$-0.3V \sim V_{INA} + 0.3V$
Voltage at ISET, SLSTH and FMODE pins	-0.3V ~ +7V
Operating temperature, T _A =T _J	-40°C ~ +150°C
Storage temperature, Tstg	-65°C ~ +150°C
Junction temperature, T _{JMAX}	+150°C
Package thermal resistance, junction to ambient (4-layer standard test PCB based on JESD 51-2A), θ_{JA}	31.8°C/W
Package thermal resistance, junction to thermal PAD (4-layer standard test PCB based on JESD 51-8), θ_{JP}	14.46°C/W
ESD (HBM)	±2kV
ESD (CDM)	±750V

Note 2: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other condition beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

Valid at V_{INA} = 12V, unless noted otherwise. Refer to each condition description.

"•" symbol indicates specifications across the full operating temperature range with $T_A = T_J = -40$ °C to +150 °C, other specifications are at $T_A = T_J = 25$ °C; unless noted otherwise. (Note 4)

Symbol	Parameter	Conditions			Min.	Тур.	Max.	Unit
Input Sup	ply							
Vina	Operating input voltage range			•	5.0		40	V
$V_{\text{INA}_{\text{UV}}}$	V _{INA} undervoltage release	Voltage rising	I	•		4.7	4.9	V
VINA_UVHY	V _{INA} undervoltage-lockout hysteresis	IC disabled				280		mV
lin	Quiescent current (I _{VINA} +I _{VINB})	PWMx=High, FAULTB=Hig	R _{ISET} =6.2kΩ, h	•	5	7	9	mA
I _{SD}	Shutdown current (I _{VINA} +I _{VINB})	PWMx=Low I	onger than t_{SD}	•	50	85	120	μA
IFAULT	Shutdown current in fault mode (Ivina+IvinB)	R _{FMODE} =0Ω, one fail all fail mode, FAULTB=Low			1.4	2.2	3	mA
ton	Startup time from VIN rising edge to current rising edge after first power-up	All PWM pins tied to VINA				110	200	μs
Current R	egulation							
lout_r	Output current range per channel				-75		-10	mA
VISET	ISET pin reference voltage					1.15		V
1		R _{ISET} =6.2kΩ, VINA=VINB, (VINA-V _{OUT})=1.5V		•	-81	-75	-69	
		R _{ISET} =18.6kΩ, VINA=VINB, (V _{INA} -V _{OUT})=1.5V		-28	-25	-22	ША	
F	– OUT1~OUT6 current matching in		R _{ISET} =6.2kΩ •		-6		6	0/
Eout_M one device		R _{ISET} =18.6kΩ •		•	-12		12	70
IOUT_L	Output current limit	ISET shorted to GND		•	-150	-112	-85	mA
	Minimum headroom voltage from	Measured at	RISET=6.2kΩ	•			900	
VHR_MIN	(VINB pin tied to VINA pin)	(Vina-Voutx)	R _{ISET} =18.6kΩ	•			500	mv



ELECTRICAL CHARACTERISTICS (CONTINUE)

Valid at V_{INA}= 12V, unless noted otherwise. Refer to each condition description.

"•" symbol indicates specifications across the full operating temperature range with $T_A = T_J = -40$ °C to +150 °C, other specifications are at $T_A = T_J = 25$ °C; unless noted otherwise. (Note 4)

Symbol	Parameter	Conditions		Min.	Тур.	Max.	Unit
to	Current rising/falling slew time (rising from 10% to 90% levels	R _{ISET} =6.2kΩ	•		16	38	
ιsl	and falling from 90% to 10% levels)	R _{ISET} =18.6kΩ	•	3	13	23	μs
Vabtr	The voltage threshold of current full transition from VINA to VINB	R _{ISET} =6.2kΩ, measured at (VINB-Vout_MAX)			1.1		V
t _{ABTR}	The period time of 85% current full transition from VINA to VINB	R _{ISET} =6.2kΩ			600		μs
Input and	Output						
VIL	PWMx and FAULTB pins input low voltage	Below V _{IL} level, input voltage considered as logic LOW	•			0.7	V
Vih	PWMx and FAULTB pins input high voltage	Above V _{IH} level, input voltage considered as logic HIGH	•	2.3			V
I _{PD}	PWMx pins internal pull-down current	Pin connected to 12V	•	4	7	15	μA
f _{РWM}	Recommended PWM frequency at PWM pin	(Note 3)				1	kHz
tpwm_rd	Delay time of PWM rising edge to 10% output current	R _{ISET} =6.2kΩ	•	10	20	30	μs
tpwm_fd	Delay time of PWM falling edge to 90% output current	R _{ISET} =6.2kΩ	•	15	25	35	μs
t _{SD}	Duration time all PWM pins kept low to shutdown device		•	55	68	80	ms
Vol_fltb	FAULTB pin output voltage	Isink=1mA	٠		0.1	0.4	V
Vuvth	UV pin threshold voltage	Voltage rising	•	1.13	1.24	1.35	V
V _{UVTH_HY}	UV pin threshold voltage hysteresis		•		30		mV
Protection	ı						
IFMODE	FMODE pin output current		•		30		μA
R _{FMODE1}	FMODE pin resistance range for fault action mode 1		•		0	100	Ω
Rfmode2	FMODE pin resistance range for fault action mode 2		•	24	27	30	kΩ
R FMODE3	FMODE pin resistance range for fault action mode 3		•	58	62	66	kΩ
R _{FMODE4}	FMODE pin resistance range for fault action mode 4		•	140	150	160	kΩ



ELECTRICAL CHARACTERISTICS (CONTINUE)

Valid at V_{INA}= 12V, unless noted otherwise. Refer to each condition description.

"•" symbol indicates specifications across the full operating temperature range with $T_A = T_J = -40$ °C to +150 °C, other specifications are at $T_A = T_J = 25$ °C; unless noted otherwise. (Note 4)

Symbol	Parameter	Conditions		Min.	Тур.	Max.	Unit
RISET_OC	Maximum RISET of ISET pin open circuit detection	Monitor FAULTB pin low	•	300			kΩ
RISET_SC	Minimum RISET of ISET pin short circuit detection	Monitor FAULTB pin low	•			1	kΩ
t FBDT	ISET pin open/short detection deglitch time		•		40		μs
Vscv	LED string short detection voltage	Voltage falling, measured at OUTx to GND	•	0.8	1	1.2	V
V _{SCV_HY}	LED string short detection voltage hysteresis	Measured at OUTx to GND	•		210		mV
IRTR	Fault retry current		•		4		mA
V _{OCV}	LED string open fault detection voltage	V _{UV} >V _{UVTH} , measured at (V _{INB} -V _{OUTx}), voltage falling	•	29	40	49	mV
Vocv_hy	LED string open fault detection voltage hysteresis	V _{UV} >V _{UVTH} , measured at (V _{INB} -V _{OUTx}), voltage rising	•		20		mV
ISLSTH	SLSTH pin output current		•	30	32	34	μA
$V_{\text{SLSTH}_{\text{RG}}}$	Maximum voltage threshold of single LED short detection	(Note 3)				8.5	V
	Single LED short detection voltage	Voltage falling, R_{SLSTH} =30k Ω	•	2.64	2.88	3.09	V
VSLSTH	Single LED short detection voltage	Voltage falling, R_{SLSTH} =51k Ω	•	4.546	4.896	5.2	v
Vslsth_hy	Single LED short detection voltage hysteresis		•		100		mV
	LED string open/short and single	No PWM dimming	•		2.8		ms
t fbdel	LED short fault reporting delay time	PWM dimming	•		8		PWM cycles
T _{RO}	Thermal roll-off activation temperature	(Note 3)			150		°C
T _{SD}	Over temperature shutdown	Temperature increasing (Note 3)			175		°C
TSDHY	Over temperature hysteresis	Recovery= T _{SD} -T _{SDHY} (Note 3)			20		°C

Note 3: Guaranteed by design.

Note 4: Limits are 100% production tested at -40°C, 25°C and 125°C. Limits over the full operating temperature range verified through either bench and/or tester testing and correlation using Statistical methods.



TYPICAL PERFORMANCE CHARACTERISTICS



Lumissil Microsystems – www.lumissil.com Rev. A, 03/03/2022







LUMISSI

MICROSYSTE









Lumissil Microsystems – www.lumissil.com Rev. A, 03/03/2022







Lumissil Microsystems – www.lumissil.com Rev. A, 03/03/2022







FUNCTIONAL BLOCK DIAGRAM





APPLICATION INFORMATION

The IS32LT3147 device is a six-channel linear LED driver with individual PWM dimming. A single resistor sets the output current for all six channels. Each channel has up to 75mA current capability, resulting in a 450mA current capability when paralleled. A current source output architecture allows LED common-cathode connection to ground. The thermal shunt mechanism helps to efficiently optimize the thermal stress on the driver.

UNDERVOLTAGE-LOCKOUT (UVLO)

IS32LT3147 features an undervoltage-lockout (UVLO) function on the VINA pin to prevent indeterminate operation at too low input voltages. UVLO threshold is an internally fixed value and cannot be adjusted. The device is enabled when the V_{INA} voltage exceeds V_{INA_UV} (Typ. 4.7V), and disabled when the V_{INA} voltage falls below (V_{INA_UV}-V_{INA_UVHY}) (Typ. 4.42V).

OUTPUT CURRENT SETTING

The regulated LED current (up to 75mA) per channel is set by a resistor (R_{ISET}) from ISET pin to GND. The programming resistor is computed using the following Equation:

$$R_{ISET} = \frac{V_{ISET}}{I_{OUT}} \times 404 \tag{1}$$

 $(6.2k\Omega \le R_{ISET} \le 46.5k\Omega)$ and $V_{ISET} = 1.15V$ (Typ.). Where, R_{ISET} is in Ω and I_{OUT} is the desired current of each channel in Amps.

It is recommended that R_{ISET} be a 1% accuracy resistor with good temperature characteristics to ensure a stable output current. The R_{ISET} resistor must be placed as close as possible to the ISET pin on PCB layout to avoid noise interference and ground bounce.

The device is protected from an output overcurrent condition caused by the R_{ISET} resistor. The output channel current is limited to an I_{OUT_L} value of 120mA (Typ.) should the ISET pin be shorted or if a low value resistor is connected to the ISET pin.

Unused channel(s) must have its corresponding PWM pin connected to GND to disable it and its corresponding OUTx pin connected to the VINB pin to avoid a false fault detection.



Figure 39 OUT1 Unused for Example

THERMAL SHUNT MECHANISM

For any linear constant current LED driver, the power dissipation on the driver always depends on the voltage drop on the driver and the output current.



Figure 40 Linear LED Driver Power Dissipation

As Figure 40, the power dissipation on the driver can be calculated by following equation:

$$P_{DRIVER} = V_{HR} \times I_{OUT} = (V_{BAT} - V_{STRING}) \times I_{OUT}$$
(2)

According to above equation, a higher input voltage will result in more power dissipation on the driver. A power resistor, R_s , can be added to shunt some power from the driver. The power dissipation on the driver becomes:

$$P_{DRIVER} = V_{HR} \times I_{OUT}$$

= $(V_{RAT} - R_S \times I_{OUT} - V_{STRING}) \times I_{OUT}$ (3)

Since the internal circuit current consumption of the linear LED driver is negligible compared to I_{OUT} , therefore I_{VIN} is equal to I_{OUT} .

A large R_S value is able to significantly lower the power dissipation on the driver for high voltage inputs. Note the automotive battery voltage range of 9V to 16V requires careful consideration of Rs value. A



large R_S will result in insufficient headroom operating voltage (V_{HR}) for the driver at the low input voltage causing a drop in the output current. To solve this, the IS32LT3147 features a thermal shunt mechanism of two current input paths, VINA pin and VINB pin. VINA is connected directly to the power supply and VINB is connected to the power supply via a thermal shunt resistor in series. As below Figure 41.



Figure 41 Thermal shunt Topology

The thermal shunt mechanism default current path is through the VINB pin. However, when the input voltage, V_{BAT}, is at the low level, the thermal shunt resistor R_{SHUNT} will limit the current through the VINB path so the majority of current will instead flow through the VINA path. Diverting current to the VINA path will ensure sufficient headroom operating voltage (V_{HR}) so the driver can maintain a constant output current. As the V_{BAT} input voltage increases, the device gradually diverts more input current from the VINA path to the VINB path. The resistor RSHUNT can significantly shunt power from the driver at high input voltages to maintain the driver's junction temperature at a reasonable level. If the thermal shunt mechanism is not implemented, connect both VINA and VINB pins to the power supply.

As shown in Figure 42, the IS32LT3147 has different operating areas when using the thermal shunt mechanism. Within the Low Headroom Area, the input voltage is too low for current regulation. Even though all input current flows through the VINA path, the headroom voltage is insufficient to reach the operating value. So the power dissipation on the driver is minimal. When the input voltage rises above ($V_{OUT_MAX}+V_{HR_MIN}$), the transition voltage V_{TR} splits the operation into two areas: Thermal Shunt Area and Thermal Increasing Area.





Thermal Shunt Area:

The IS32LT3147 channels operate in constant regulator mode when the input voltage rises above ($V_{OUT_MAX}+V_{HR_MIN}$). The majority of input current is gradually transferred from the VINA path to the VINB path. Therefore, the power dissipation on R_{SHUNT} increases and the power dissipation on the driver remains at a reasonable low level. The VINB path current can be calculated by:

$$I_{VINB} = \frac{V_{BAT} - V_{OUT} AX - V_{HR} MIN}{R_{SHUNT}}$$
(4)

Where, V_{OUT_MAX} is the maximum voltage of all OUTx pins. V_{HR_MIN} is the minimum headroom voltage.

The VINA path current is:

$$I_{VINA} = \left(I_{OUT} \times N - I_{VINB}\right) + I_{IN}$$
(5)

Where, I_{IN} is the power supply quiescent current. N is the number of the channels in use.

The power dissipation on the R_{SHUNT} resistor is:

$$P_{SHUNT} = \frac{\left(V_{BAT} - V_{OUT_MAX} - V_{HR_MIN}\right)^2}{R_{SHUNT}}$$
(6)

The power dissipation on the IS32LT3147 is:

$$P_{3147_TSA} = V_{BAT} \times (I_{OUT} \times N + I_{IN}) - \frac{(V_{BAT} - V_{OUT_MAX} - V_{HR_MIN})^2}{R_{SHUNT}} -$$
(7)
$$\sum_{x=1}^{N} (I_{OUT} \times V_{OUTx})$$

Thermal Increasing Area:

When the input voltage is equal or greater than the Transition Voltage V_{TR}, all the input current flows through R_{SHUNT} into the VINB pin. The power dissipation on the R_{SHUNT} resistor is constant. And the power dissipation on the driver increases linearly. V_{TR} voltage point can be adjusted by the resistance value of R_{SHUNT}.

$$V_{TR} = R_{SHUNT} \times I_{OUT} \times N + V_{OUT_MAX} + V_{ABTR}$$
 (8)

To optimize the power dissipation on the driver, R_{SHUNT} value should be chosen to make sure the V_{TR} is equal to the maximum input voltage, typically 16V for 12V automotive system applications.

$$R_{SHUNT_16V} = \frac{16V - V_{OUT_MAX} - V_{ABTR}}{I_{OUT} \times N}$$
(9)

Where, R_{SHUNT_16V} is the thermal shunt resistor value to make V_{TR} =16V. V_{ABTR} is the voltage threshold of input current full transition from VINA path to VINB path. N is the number of the channels in use.



$$R_{SHUNT_MAX} = \frac{V_{FLT_UVLO} - V_{OUT_MAX}}{6mA \times N}$$
(10)

Where, 6mA is a typical output current level, below which the drop out voltage (VINB-VOUTx) would be too low and falsely trigger the LED string open fault protection. N is the number of the channels in use.

If the calculated $R_{SHUNT 16V}$ is lower than the calculated RSHUNT MAX, the final RSHUNT value should be RSHUNT 16V otherwise choose RSHUNT MAX.



Figure 43 RSHUNT and VFLT_UVLO Calculation Flowchart The power dissipation on IS32LT3147 is:

$$P_{3147_{TIA}} = V_{BAT} \times (I_{OUT} \times N + I_{IN}) - R_{SHUNT} \times (I_{OUT} \times N)^2 - \sum_{x=1}^{N} (I_{OUT} \times V_{OUTx})$$
(11)

A Division of The power dissipation on the RSHUNT resistor is constant at maximum value which can be calculated

LUMISSIL MICROSYSTEM

$$P_{SHUNT_MAX} = R_{SHUNT} \times (I_{OUT} \times N)^2$$
(12)

The power rating of RSHUNT should be carefully considered. A single high wattage resistor or several small wattage resistors in parallel can be used to sustain the power dissipation.

DEVICE ENABLE AND SHUTDOWN

The device doesn't have a dedicated enable pin however pull all PWMx pins below V_{IL} to turn off all channels. Keep the PWMx pins low for longer than tsp to force the device into shutdown mode with a low standby current. When any PWMx pin is pulled high (>VIH), the device will be enabled.

PWM DIMMING

by:

The device features a dedicated PWM pin for each output channel to control the current source. The voltage at the PWM pin should be higher than V_{IH} to enable the corresponding output channel and lower than VIL to disable it.

An external PWM signal on the PWMx pins can be used to modulate the output current to dim the LED light output. The PWM dimming output current is based on the PWM signal's duty cycle and can be calculated by the following Equation:

$$I_{OUT PWM} = I_{OUT} \times D_{PWM}$$
(13)

Where D_{PWM} is the duty cycle of the PWM signal.

The recommended frequency range of the external PWM signal is 100Hz~1kHz and the duty cycle range can be from 0 to 100%. Due to the output current slew rate control for EMI consideration plus propagation delay time from PWM rising edge to the output activity, a lower frequency PWM will provide a better dimming linearity and contrast ratio.

All PWMx pins are high-voltage tolerant, however if the voltage applied on them is possibly higher than the VINA and VINB pins voltage at any time, a series resistor (recommended value is 10kΩ) for each PWM pin is required to limit the current flowing into it. Since the VINB pin voltage may be regulated down close to the LED string forward voltage by the thermal shunt mechanism, a series resistor for each PWM pin must be added in most applications. If the PWM dimming function of any channel is not implemented, connect its corresponding PWM pin to the VINA pin via a $10k\Omega$ series resistor. As shown in Figure 44.





Figure 44 No PWM Dimming to OUT1/OUT2 (Fully On)

FAULT PROTECTION AND REPORTING

For robust system reliability, the IS32LT3147 integrates detection circuitry to protect various fault conditions and report the fault conditions on the FAULTB pin which can be monitored by an external host. The fault protections include LED string open/shorted, single LED shorted, ISET pin open/shorted, thermal roll-off (not reported) and thermal shutdown. The FAULTB pin will go low when the device detects a fault condition.

The FMODE is a fault action mode set pin. Connecting a proper value resistor, R_{FMODE} , from this pin to GND to select various modes of the action when a fault being detected. Refer to Table 1 ~ Table 3. If $R_{FMODE} = 0\Omega$ or $27k\Omega$, the fault action is in "One Fail All Fail" mode which means if any channel encounters a fault then all other normal channels will be turned off. In this mode, the FAULTB pin supports both input and output functions. If $R_{FMODE} = 62k\Omega$ or $150k\Omega$, the fault action is in "One Fail Other On" mode which means if any channel encounters a fault then all other set on the fault action is in "One Fail Other On" mode which means if any channel encounters a fault then all other normal channels will continue normal operation. In this mode, the FAULTB pin supports output function only.

 Table 1
 RFMODE
 Resistance
 Versus
 Fault
 Actions

$R_{FMODE}(k\Omega)$	Fault Action	Single LED Short
0	One Fail All	Retry Current in Faulty Channel
27	Fail Mode	Latched Off Device
62	One Fail Other	Retry Current in Faulty Channel
150		Fully On

In the "One Fail All Fail" mode, the FAULTB pin supports both input and output functions. Externally pulling FAULTB pin low will disable all outputs, so the FAULTB pin is not allowed to float in this mode. An external resistor, R_{FAULTB} , must be added to pull up FAULTB pin above 2.3V for normal operation. The recommended resistor value is $47k\Omega$. For lighting

systems with multiple IS32LT3147 drivers which requires the complete lighting system be shut down when a fault is detected, the FAULTB pin can be used in a parallel connection. A fault output by one device will pull low the FAULTB pins of the other parallel connected devices and simultaneously turn them all off. This satisfies the multiple devices "One Fail All Fail" operating requirement.

UV PIN FUNCTION

The UV pin with a resistor divider from VINA is to program an undervoltage-lockout threshold for LED string open and single LED shorted fault detections. This helps to prevent false fault detection due to the insufficient power supply voltage, such as caused by a power rail transient. The UV pin voltage must be higher than V_{UVTH} to enable fault detection and lower than (V_{UVTH} - $V_{UVTH-HY}$) to disable.



Figure 45 Externally UVLO for Fault Detection

The fault undervoltage-lockout threshold can be computed using the following:

$$V_{FLT_{UVLO}} = V_{UVTH} \times \frac{R_{UV1} + R_{UV2}}{R_{UV2}}$$
 (14)

To prevent false fault triggering, the fault undervoltage-lockout threshold should be set at the larger of the maximum voltage of all OUTx pins plus 1.5V margin or the minimum input voltage (typically 9V for a 12V system):

$$V_{FLT_UVLO} = \max\{(V_{OUT_MAX} + 1.5V), 9V\}$$
 (15)

Where $V_{\text{OUT_MAX}}$ is the maximum voltage of all OUTx pins.

LED STRING OPEN PROTECTION

The LED string open detection is enabled after VINA voltage rising above a setting fault undervoltage-lockout threshold, V_{FLT_UVLO} . If any LED string is open, the corresponding OUTx pin will be pulled up close to VINB by its internal current source. When V_{INA} > V_{FLT_UVLO} and the drop out voltage from the VINB pin to the OUTx pin, (V_{INB} - V_{OUTx}), falls below the LED string open detection voltage, V_{OCV} , and persists for longer than the fault reporting delay time t_{FBDEL} (2.5ms when PWM is 100% on or 8 continuous PWM cycles when the PWM dimming is implementing), the LED string open fault protection will be triggered and the FAULTB pin will go low to report the fault condition.



The faulty channel will reserve a retry current I_{RTR} for recovery detection. The R_{FMODE} value on the FMODE pin decides the fault action. If the R_{FMODE} = 0 Ω or 27k Ω , the fault protection mode is "One Fail All Fail" mode, so all other normal channels will be turned off. If the R_{FMODE} = 62k Ω or 150k Ω , the fault protection mode is "One Fail Other On" mode which means that all other normal channels will keep normal operation. No matter in which fault protection mode, the device recovers to normal operation and the FAULTB pin will go back to high impedance once the open condition is removed, (V_{INB}-V_{OUTx}) rising above the LED string open detection voltage, (V_{OCV}+V_{OCV_HY}).

LED STRING SHORT PROTECTION

The LED string short condition is detected if any one of the OUTx pin voltage is lower than LED string short detection voltage, V_{SCV}. Once a short condition occurs and persists for longer than the fault reporting delay time t_{FBDEL} (2.5ms when PWM is 100% on or 8 continuous PWM cycles when the PWM dimming is implementing), the LED string short protection will be triggered and the FAULTB pin will go low to report the fault condition. The faulty channel will reserve a retry current IRTR for recovery detection. The fault action is decided by the RFMODE resistor as well. If the RFMODE = 0Ω or $27k\Omega$, the fault protection mode is "One Fail All Fail" mode, so all other normal channels will be turned off. If the $R_{FMODE} = 62k\Omega$ or $150k\Omega$, the fault protection mode is "One Fail Other On" which means that all other normal channels will keep normal operation. No matter in which fault mode, the device will recover to normal operation and the FAULTB pin will go back to high impedance once the short condition is removed, the OUTx pin voltage rising above the LED string short detection voltage, (V_{SCV}+V_{SCV_HY}).

SINGLE LED SHORT DETECTION

The IS32LT3147 supports single LED short detection which is implemented by detecting the OUTx pins voltage. The detection is enabled/disabled by UV pin as well to prevent insufficient power supply VINA falsely triggering. The detection voltage is set by a resistor R_{SLSTH} connected from SLSTH pin to GND:

$$R_{SLSTH} = \frac{V_{SLSTH}}{3 \times I_{SLSTH}}$$
(16)

Where V_{SLSTH} is desired single LED short detection voltage in Volt. The maximum V_{SLSTH} should not be set above 8.5V.

It is recommended that R_{SLSTH} be 1% accuracy resistor with good temperature characterization. The V_{SLSTH} should be properly chosen within:

$$N \times V_{f MIN} > V_{SLSTH} > (N-1) \times V_{f MAX}$$
(17)

Where N is the number of LEDs used in the strings, V_{f_MAX} and V_{f_MIN} is the maximum and minimum forward voltage of LED used.

In case of V_{INA} > V_{FLT_UVLO} and any one of OUTx pins voltage drops blow V_{SLSTH} but above LED string short detection voltage, V_{SCV} , for longer than the fault reporting delay time t_{FBDEL} (2.5ms when PWM is 100% on or 8 continuous PWM cycles when the PWM dimming is implementing), the single LED short protection will be triggered and FAULTB pin will go low to report the fault condition. The fault action also is decided by the R_{FMODE} resistor. As Table 1.

In the "One Fail All Fail" mode, all other normal channels will be turned off. If the $R_{FMODE} = 0\Omega$, the faulty channel will reserve a retry current I_{RTR} for recovery detection. If $R_{FMODE} = 27k\Omega$, the device will latch in completely off state, including the faulty channel, until power cycle.

In the "One Fail Other On" mode, all other normal channels will keep normal operation. If the R_{FMODE} = 62k Ω , the faulty channel will reserve a retry current I_{RTR} for recovery detection as well. If the R_{FMODE} = 150k Ω , the faulty channel will be fully on that means all channels are fully on and report the fault condition only. Besides the latched off mode of R_{FMODE} =27k Ω , the device will recover to normal operation and the FAULTB pin will go back to high impedance once the single LED short condition is removed, V_{OUTx} rising above the single LED short detection voltage, (VsLSTH+VSLSTH_HY).

If the single LED short protection is unused, please connect the SLSTH pin to ground.

ISET PIN OPEN/SHORT PROTECTION

If the ISET pin is left open or a large value resistor ($>R_{ISET_OC}$) is connected to it, and persists for longer than fault detection deglitch time t_{FBDT} , the ISET pin open protection will be triggered. All channels will be turned off and the FAULTB pin will go low to report the fault condition.

The device is protected from an output overcurrent condition caused by R_{ISET} resistor. All output current is limited to an I_{OUT_L} value of 120mA in case of the ISET pin is shorted or too low value resistor ($<R_{ISET_SC}$) is connected to the ISET pin. If the condition persists for longer than t_{FBDT} , the ISET pin short protection will be triggered. All channels will be turned off and the FAULTB pin will go low to report the fault condition.

Once the resistance from the ISET pin to GND resumes to a normal range, all channels will recover to normal operation and the FAULTB pin will go back to high impedance.

THERMAL ROLL-OFF PROTECTION

The output current will be equal to the set value as long as the junction temperature of the IC remains below T_{RO} (Typ. 150°C). If the junction temperature



exceeds this threshold, the output current of all channels will begin to reduce at a rate of about 3.7%/°C until thermal shutdown protection following the junction temperature ramping up. Thermal roll-off protection won't be reported by the FAULTB pin.

THERMAL SHUTDOWN PROTECTION

In the event that the junction temperature exceeds T_{SD} (Typ. 175°C), all channels will go to the "OFF" state and FAULTB pin will pull low to report the fault condition. At this point, the IC presumably begins to cool off. Any attempt to toggle the outputs back to the source condition before the IC cooled to below (T_{SD} - T_{SDHY}) (Typ. 155°C) will be blocked and the IC will not be allowed to restart. The FAULTB pin will recover to high impedance once the IC has cooled down.



Table 2 "One Fail All Fail" Mode Fault Actions

	$R_{FMODE} = 0\Omega \text{ or } 27k\Omega \text{ (ONE-FAIL-ALL-FAIL)}$							
UV Pin	Fault Type	Fault Condition	O	utput State	FAULTB Pin (with Input Function)	Recovery		
	LED string open			C	Disabled			
	LED string short	V _{OUTx} <v<sub>SCV</v<sub>	Faulty ch for recov othe	annel outputs I _{RTR} very detection and r channels off	Pull low (If the FAULTB pins of multiple devices are tied together, all other devices will be off)	V _{OUTx} >(V _{SCV} +V _{SCV_HY})		
	Single LED short			C	Disabled			
V _{UV} <(V _{UV} TH-	ISET open	ISET pin to GND resistance> R _{ISET_OC}	All	channels off	Pull low	ISET pin to GND resistance resumes to normal range		
V _{UVTH_HY})	ISET short	ISET pin to GND resistance< R _{ISET_SC}	All	channels off	(If the FAULTB pins of multiple devices are tied together, all other devices will be off)	ISET pin to GND resistance resumes to normal range		
	Thermal shutdown	T _J >T _{SD}	All channels off			TJ<(TSD-TSDHY)		
	Thermal roll-off	T _J >T _{RO}	Output current of all channels linearly decreases toward zero following T _J increasing		High impedance (If the FAULTB pins of multiple devices are tied together, all other devices will be on)	T _J <t<sub>RO</t<sub>		
	LED string open	(V _{INB} -V _{OUTx}) <v<sub>OCV</v<sub>	Faulty channel outputs I _{RTR} for recovery detection and other channels off			(V _{INB} - V _{OUTx})>(V _{OCV} +V _{OCV_} _{HY})		
	LED string short	V _{OUTx} <v<sub>SCV</v<sub>	Faulty channel outputs I _{RTR} for recovery detection and other channels off			V _{OUTx} >(V _{SCV} +V _{SCV_HY})		
	Single LED short	t V _{OUTx} <v<sub>SLSTH</v<sub>	R _{FMODE} = 0Ω	Faulty channel outputs I _{RTR} for recovery detection and other channels off	Pull low (If the FAULTB pins of multiple devices are fied together, all	V _{outx} >(V _{slsth} + V _{slsth_hy})		
V _{UV} >V _{UVT}			R _{FMODE} = 27kΩ	All channels latched off	other devices will be off)	Power cycle		
	ISET open	ISET pin to GND resistance> R _{ISET_OC}	All	channels off		ISET pin to GND resistance resumes to normal range		
	ISET short	ISET pin to GND resistance< R _{ISET_SC}	All channels off			ISET pin to GND resistance resumes to normal range		
	Thermal shutdown	T _J >T _{SD}	All channels off			T _J <(T _{SD} -T _{SDHY})		
	Thermal roll-off	T _J >T _{RO}	Output current of all channels linearly decreases toward zero following T _J increasing		High impedance (If the FAULTB pins of multiple devices are tied together, all other devices will be on)	T _J <t<sub>RO</t<sub>		



Table 3 "One Fail Other On" Mode Fault Actions

	$R_{FMODE} = 62k\Omega \text{ or } 150k\Omega \text{ (ONE-FAIL-OTHER-ON)}$							
UV Pin	Fault Type	Fault Condition	Out	tput State	FAULTB Pin (without Input Function)	Recovery		
	LED string open			[Disabled			
	LED string short	V _{OUTx} <v<sub>SCV</v<sub>	Faulty cha for recove other	Faulty channel outputs I _{RTR} Pull low for recovery detection and other channels on (If the FAULTB pins of multiple devices are tied together, all other devices will be on)		V _{OUTx} >(V _{SCV} +V _{SCV_H} v)		
	Single LED short			C	Disabled			
V _{UV} <(V _{UV} _{TH} -	ISET open	ISET pin to GND resistance> R _{ISET_OC}	All c	hannels off	Pull low	ISET pin to GND resistance resumes to normal range		
V _{UVTH_HY})	ISET short	ISET pin to GND resistance< R _{ISET_SC}	All c	hannels off	(If the FAULTB pins of multiple devices are tied together, all other devices will be on)	ISET pin to GND resistance resumes to normal range		
	Thermal shutdown	T _J >T _{SD}	All c	hannels off		T _J <(T _{SD} -T _{SDHY})		
	Thermal roll-off	T _J >T _{RO}	Output current of all channels linearly decreases toward zero following TJ increasing		High impedance (If the FAULTB pins of multiple devices are tied together, all other devices will be on)	T _J <t<sub>RO</t<sub>		
	LED string open	tring open (V _{INB} -V _{OUTx}) <v<sub>OCV Faulty channel outputs I_{RTR} for recovery detection and other channels on</v<sub>		annel outputs I _{RTR} ery detection and channels on		(V _{INB} - V _{OUTx})>(V _{OCV} +V _{OCV_} _{HY})		
	LED string short	V _{OUTx} <v<sub>SCV</v<sub>	Faulty channel outputs I _{RTR} for recovery detection and other channels on			V _{OUTx} >(V _{SCV} +V _{SCV_H} _Y)		
V _{UV} >V _{UVT}	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$		Pull low (If the FAULTB pins of multiple devices are tied together all	V _{outx} >(V _{slsth} + V _{slsth_hy})				
			R _{FMODE} = 150kΩ	All channels on	other devices will be on)			
	ISET open	ISET pin to GND resistance> R _{ISET_OC}	All channels off		All channels off			ISET pin to GND resistance resumes to normal range
	ISET short	ISET pin to GND resistance< R _{ISET_SC}	All channels off			ISET pin to GND resistance resumes to normal range		
	Thermal shutdown	T _J >T _{SD}	All c	hannels off		T _J <(T _{SD} -T _{SDHY})		
	Thermal roll-off	T _J >T _{RO}	Output channels li toward z in	t current of all inearly decreases ero following TJ creasing	High impedance (If the FAULTB pins of multiple devices are tied together, all other devices will be on)	TJ <tro< td=""></tro<>		

THERMAL CONSIDERATIONS

The package thermal resistance, θ_{JA} , determines the amount of heat that can pass from the silicon die to the surrounding ambient environment. The θ_{JA} is a measure of the temperature rise created by power dissipation and is usually measured in degree Celsius per watt (°C/W). The junction temperature, T_J, can be calculated by the rise of the silicon temperature, ΔT , the power dissipation on IS32LT3147, P₃₁₄₇, and the package thermal resistance, θ_{JA} , as in Equation (18):

$$T_J = T_A + \Delta T = T_A + P_{3147} \times \theta_{JA}$$
(18)

The $\mathsf{P}_{\mathsf{3}\mathsf{1}\mathsf{4}\mathsf{7}}$ is descripted in the "Thermal Shunt Mechanism" section.

When operating the chip at high ambient temperatures, or when the supply voltage is high, care must be taken to avoid exceeding the package power dissipation limits. The maximum power dissipation at T_A =25°C can be calculated using the following Equation (19):



$$P_{D(MAX)} = \frac{150^{\circ}C - 25^{\circ}C}{\theta_{JA}}$$
 (19)

So,

$$P_{D(MAX)} = \frac{150^{\circ}C - 25^{\circ}C}{31.8^{\circ}C/W} \approx 3.93W$$

for eTSSOP-20 package.

Figure 46, shows the power derating of the IS32LT3147 on a JEDEC board (in accordance with JESD 51-5 and JESD 51-7) standing in still air.



In the thermal shunt application, the R_P will share quite a lot power dissipation; therefore its package power rating should be sufficient to prevent heat run away.

When designing the Printed Circuit Board (PCB) layout, double-sided PCB with a large copper area on each side of the board directly under the IS32LT3147 and the thermal shunt resistor. Multiple thermal vias, as shown in Figure 47, will help to conduct heat from the exposed pad of the IS32LT3147 and the thermal shunt resistor to the copper on each side of the board. To avoid the heat buildup, the thermal shunt resistor should be spread out on the PCB board with some distance from IS32LT3147.



Figure 47 Board Via Layout For Thermal Dissipation



CLASSIFICATION REFLOW PROFILES

Profile Feature	Pb-Free Assembly	
Preheat & Soak Temperature min (Tsmin) Temperature max (Tsmax) Time (Tsmin to Tsmax) (ts)	150°C 200°C 60-120 seconds	
Average ramp-up rate (Tsmax to Tp)	3°C/second max.	
Liquidous temperature (TL) Time at liquidous (tL)	217°C 60-150 seconds	
Peak package body temperature (Tp)*	Max 260°C	
Time (tp)** within 5°C of the specified classification temperature (Tc)	Max 30 seconds	
Average ramp-down rate (Tp to Tsmax)	6°C/second max.	
Time 25°C to peak temperature	8 minutes max.	



Figure 48 Classification Profile



PACKAGE INFORMATION

eTSSOP-20





RECOMMENDED LAND PATTERN

eTSSOP-20



Note:

1. Land pattern complies to IPC-7351.

2. All dimensions in MM.

3. This document (including dimensions, notes & specs) is a recommendation based on typical circuit board manufacturing parameters. Since land pattern design depends on many factors unknown (eg. user's board manufacturing specs), user must determine suitability for use.