

256K x 32 HIGH-SPEED ASYNCHRONOUS CMOS STATIC RAM WITH 3.3V SUPPLY

MAY 2023

FEATURES

- · High-speed access times: 8, 10, 20 ns
- · High-performance, low-power CMOS process
- Multiple center power and ground pins for greater noise immunity
- Easy memory expansion with CE and OE options
- CE power-down
- Fully static operation: no clock or refresh required
- · TTL compatible inputs and outputs
- · Single power supply

VDD 1.65V to 2.2V (IS61WV25632Axx)

speed = 20ns for VDD 1.65V to 2.2V

VDD 2.4V to 3.6V (IS61/64WV25632Bxx)

speed = 10ns for VDD 2.4V to 3.6V

speed = 8ns for VDD $3.3V \pm 5\%$

- Packages available:
 - 90-ball miniBGA (8mm x 13mm)
- Industrial and Automotive Temperature Support

DESCRIPTION


The *ISSI* IS61WV25632Axx/Bxx and IS64WV25632Bxx are high-speed, 8M-bit static RAMs organized as 256K words by 32 bits. It is fabricated using *ISSI*'s high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields high-performance and low power consumption devices.

When $\overline{\text{CE}}$ is HIGH (deselected), the device assumes a standby mode at which the power dissipation can be reduced down with CMOS input levels.

Easy memory expansion is provided by using Chip Enable and Output Enable inputs, \overline{CE} and \overline{OE} . The active LOW Write Enable (\overline{WE}) controls both writing and reading of the memory.

The device is packaged in the JEDEC standard 90-ball BGA (8mm x 13mm).

FUNCTIONAL BLOCK DIAGRAM



Copyright © 2023 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.


Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:

- a.) the risk of injury or damage has been minimized;
- b.) the user assume all such risks; and
- $\textbf{c.')} \ potential \ liability \ of \ Integrated \ Silicon \ Solution, \ Inc \ is \ adequately \ protected \ under the \ circumstances$



PIN CONFIGURATION

PACKAGE CODE: B 90 BALL FBGA (Top View) (8.00 mm x 13.00 mm Body, 0.8 mm Ball Pitch)



PIN DESCRIPTIONS

A0-A17	Address Inputs
DQx	Data I/O
CE, CE2	Chip Enable Input
ŌE	Output Enable Input
WE	Write Enable Input
BWx (x=a-d)	Byte Write Control
VDD	Power
Vss	Ground
NC	No Connection



TRUTH TABLE

CE	CE2	ŌĒ	WE	BWa	BWb	BWc	BWd	DQ 0-7	DQ 8-15	DQ16-23	DQ24-31	Mode	Power
Н	Χ	Χ	Χ	Χ	Χ	Χ	Χ	High-Z	High-Z	High-Z	High-Z	Power Down	(ISB)
X	L	Χ	Χ	Χ	Χ	Χ	Χ	High-Z	High-Z	High-Z	High-Z	Power Down	(ISB)
L	Н	L	Н	L	L	L	L	Data Out	Data Out	Data Out	Data Out	Read All Bits	(lcc)
L	Н	L	Н	L	Н	Н	Н	Data Out	High-Z	High-Z	High-Z	Read Byte a Bits Only	(lcc)
L	Н	L	Н	Н	L	Н	Н	High-Z	Data Out	High-Z	High-Z	Read Byte b Bits Only	(Icc)
L	Н	L	Н	Н	Н	L	Н	High-Z	High-Z	Data Out	High-Z	Read Byte c Bits Only	(Icc)
L	Н	L	Н	Н	Н	Н	L	High-Z	High-Z	High-Z	Data Out	Read Byte d Bits Only	(Icc)
L	Н	Χ	L	L	L	L	L	Data In	Data In	Data In	Data In	Write All Bits	(Icc)
L	Н	Χ	L	L	Н	Н	Н	Data In	High-Z	High-Z	High-Z	Write Byte a Bits Only	(Icc)
L	Н	Х	L	Н	L	Н	Н	High-Z	Data In	High-Z	High-Z	Write Byte b Bits Only	(Icc)
L	Н	Х	L	Н	Н	L	Н	High-Z	High-Z	Data In	High-Z	Write Byte c Bits Only	(Icc)
L	Н	Х	L	Н	Н	Н	L	High-Z	High-Z	High-Z	Data In	Write Byte d Bits Only	(lcc)
L	Н	Н	Н	Х	X	Х	Х	High-Z	High-Z	High-Z	High-Z	Selected, Outputs Disabled	(Icc)

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameter	Value	Unit	
VTERM	Terminal Voltage with Respect to GND	-0.5 to VDD + 0.5	V	
VDD	VDD Relates to GND	-0.3 to 4.0	V	
Тѕтс	Storage Temperature	-65 to +150	°C	
Рт	Power Dissipation	1.0	W	

Notes:

CAPACITANCE(1,2)

Symbol	Parameter	Conditions	Max.	Unit	
Cin	Input Capacitance	VIN = 0V	6	pF	
C _{I/O}	Input/Output Capacitance	Vout = 0V	8	pF	

- 1. Tested initially and after any design or process changes that may affect these parameters.
- 2. Test conditions: TA = 25°C, f = 1 MHz, VDD = 3.3V.

^{1.} Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

$VDD = 3.3V \pm 5\%$

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Voн	Output HIGH Voltage	VDD = Min., IOH = -4.0 mA	2.4		V
Vol	Output LOW Voltage	VDD = Min., IOL = 8.0 mA	_	0.4	V
VIH	Input HIGH Voltage		2	VDD + 0.3	V
VIL	Input LOW Voltage(1)		-0.3	0.8	V
ILI	Input Leakage	$GND \leq Vin \leq Vdd$	-1	1	μA
lLO	Output Leakage	GND \leq Vout \leq Vdd, Outputs Disabled	-1	1	μA

Note:

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

VDD = 2.4V-3.6V

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Voн	Output HIGH Voltage	VDD = Min., IOH = -1.0 mA	1.8	_	V
VoL	Output LOW Voltage	VDD = Min., IOL = 1.0 mA	_	0.4	V
VIH	Input HIGH Voltage		2.0	VDD + 0.3	V
VIL	Input LOW Voltage(1)		-0.3	0.8	V
lu	Input Leakage	$GND \leq Vin \leq Vdd$	-1	1	μA
llo	Output Leakage	GND ≤ Vo∪τ ≤ Vpp, Outputs Disabled	-1	1	μA

Note:

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

VDD = 1.65V-2.2V

Symbol	Parameter	Test Conditions VDD	Min.	Max.	Unit
Voн	Output HIGH Voltage	loн = -0.1 mA	1.4	_	V
VoL	Output LOW Voltage	loL = 0.1 mA 1.65-2.2V	_	0.2	V
VIH	Input HIGH Voltage	1.65-2.2V	1.4	VDD + 0.2	V
VIL ⁽¹⁾	Input LOW Voltage	1.65-2.2V	-0.2	0.4	V
lu	Input Leakage	$GND \leq Vin \leq Vdd$	-1	1	μA
lLO	Output Leakage	GND ≤ Vouτ ≤ Vdd, Outputs Disabled	-1	1	μA

VIL (min.) = -0.3V DC; VIL (min.) = -2.0V AC (pulse width 2.0 ns). Not 100% tested.
VIH (max.) = VDD + 0.3V DC; VIH (max.) = VDD + 2.0V AC (pulse width 2.0 ns). Not 100% tested.

VIL (min.) = -0.3V DC; VIL (min.) = -2.0V AC (pulse width 2.0 ns). Not 100% tested.
VIH (max.) = VDD + 0.3V DC; VIH (max.) = VDD + 2.0V AC (pulse width 2.0 ns). Not 100% tested.

VIL (min.) = -0.3V DC; VIL (min.) = -2.0V AC (pulse width -2.0ns). Not 100% tested.
VIH (max.) = VDD + 0.3V DC; VIH (max.) = VDD + 2.0V AC (pulse width -2.0ns). Not 100% tested.



HIGH SPEED

OPERATING RANGE (VDD) (IS61WV25632ALL)

Range	Ambient Temperature	Vdd	Speed	
Commercial	0°C to +70°C	1.65V-2.2V	20ns	
Industrial	–40°C to +85°C	1.65V-2.2V	20ns	
Automotive	–40°C to +125°C	1.65V-2.2V	20ns	

OPERATING RANGE (VDD) (IS61WV25632BLL)(1)

Range	Ambient Temperature	VDD (8 ns)1	VDD (10 ns) ¹	
Commercial	0°C to +70°C	3.3V <u>+</u> 5%	2.4V-3.6V	
Industrial	–40°C to +85°C	3.3V <u>+</u> 5%	2.4V-3.6V	

Note:

OPERATING RANGE (VDD) (IS64WV25632BLL)

Range	Ambient Temperature	VDD (10 ns)	
Automotive	–40°C to +125°C	2.4V-3.6V	

POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

				-	8	-10)	-2	.0	
Symbol	Parameter	Test Conditions		Min.	Max.	Min.	Max.	Min.	Max.	Unit
Icc	VDD Dynamic Operating	VDD = Max.,	Com.	_	110	_	90	_	50	mA
	Supply Current	IOUT = 0 mA, f = fmax	Ind.	_	115	_	95	_	60	
			Auto.	_	_	_	140	_	100	
			typ.(2)			60				
lcc1	Operating	VDD = Max.,	Com.	_	85	_	85	_	45	mA
	Supply Current	IOUT = 0 mA, f = 0	Ind.	_	90	_	90	_	55	
			Auto.	_	_	_	110	_	90	
ISB1	TTL Standby Current	VDD = Max.,	Com.	_	30	_	30	_	30	mA
	(TTL Inputs)	VIN = VIH or VIL	Ind.	_	35	_	35	_	35	
		$\overline{CE} \ge VIH, f = 0$	Auto.	_	_	_	70	_	70	
ISB2	CMOS Standby	VDD = Max.,	Com.	_	20	_	20	_	20	mA
	Current (CMOS Inputs)	$\overline{CE} \ge VDD - 0.2V$,	Ind.	_	25	_	25	_	25	
		$Vin \ge Vdd - 0.2V$, or	Auto.	_	_	_	60	_	60	
		$VIN \leq 0.2V, f = 0$	typ.(2)			4				

^{1.} When operated in the range of 2.4V-3.6V, the device meets 10ns. When operated in the range of 3.3V ± 5%, the device meets 8ns.

^{1.} At f = fMAX, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

^{2.} Typical values are measured at VDD = 3.0V, TA = 25°C and not 100% tested.



LOW POWER

OPERATING RANGE (VDD) (IS61WV25632ALS)

Range	Ambient Temperature	Vdd	Speed	
Commercial	0°C to +70°C	1.65V-2.2V	35ns	
Industrial	–40°C to +85°C	1.65V-2.2V	35ns	
Automotive	–40°C to +125°C	1.65V-2.2V	35ns	

OPERATING RANGE (VDD) (IS61WV25632BLS)(1)

Range	Ambient Temperature	VDD (25 ns) ¹	
Commercial	0°C to +70°C	2.4V-3.6V	
Industrial	–40°C to +85°C	2.4V-3.6V	

Note

POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

				-2	5	-3	5	
Symbol	Parameter	Test Conditions		Min.	Max.	Min.	Max.	Unit
Icc	VDD Dynamic Operating	Vdd = Max.,	Com.	_	30	_	25	mA
	Supply Current	IOUT = 0 mA, f = fmax	Ind.	_	35	_	30	
			Auto.	_	60	_	60	
			typ.(2)	25				
lcc1	Operating	VDD = Max.,	Com.	_	20	_	20	mA
	Supply Current	IOUT = 0 mA, f = 0	Ind.	_	30	_	30	
			Auto.	_	50	_	50	
IsB1	TTL Standby Current	VDD = Max.,	Com.	_	15	_	15	mA
	(TTL Inputs)	VIN = VIH or VIL	Ind.	_	20	_	20	
	, ,	$\overline{CE} \ge VIH, f = 0$	Auto.	_	40	_	40	
ISB2	CMOS Standby	VDD = Max.,	Com.	_	0.8	_	0.8	mA
	Current (CMOS Inputs)	$\overline{CE} \ge VDD - 0.2V$,	Ind.	_	1.2	_	1.2	
		$VIN \ge VDD - 0.2V$, or	Auto.	_	2	_	2	
		$VIN \leq 0.2V, f = 0$	typ.(2)	0.	.1	0	.1	

- 1. At f = fMAX, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.
- 2. Typical values are measured at VDD = 3.0V, $TA = 25^{\circ}C$ and not 100% tested.

^{1.} When operated in the range of 2.4V-3.6V, the device meets 25ns. When operated in the range of 3.3V \pm 5%, the device meets 20ns.



AC TEST CONDITIONS (HIGH SPEED)

Parameter	Unit	Unit	Unit
	(2.4V-3.6V)	(3.3V <u>+</u> 5%)	(1.65V-2.2V)
Input Pulse Level	0.4V to VDD-0.3V	0.4V to VDD-0.3V	0.4V to VDD-0.2V
Input Rise and Fall Times	1.5ns	1.5ns	1.5ns
Input and Output Timing and Reference Level (VRef)	VDD/2	VDD/2 + 0.05	VDD/2
Output Load	See Figures 1 and 2	See Figures 1 and 2	See Figures 1 and 2

AC TEST LOADS




Figure 1.




Figure 2.



READ CYCLE SWITCHING CHARACTERISTICS⁽¹⁾ (Over Operating Range)

		-	8	-1	10		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit	
trc	Read Cycle Time	8	_	10	_	ns	
taa	Address Access Time	_	8	_	10	ns	_
toha	Output Hold Time	2.5	_	2.5	_	ns	_
tace	CE Access Time	_	8	_	10	ns	_
tDOE	OE Access Time	_	5.5	_	6.5	ns	_
thzoe(2)	OE to High-Z Output	_	3	_	4	ns	_
tlzoE(2)	OE to Low-Z Output	0	_	0	_	ns	_
thzce(2	CE to High-Z Output	0	3	0	4	ns	_
tLZCE ⁽²⁾	CE to Low-Z Output	3	_	3	_	ns	_
tba	Byte Enable to Data Valid	_	5.5	_	6.5	ns	_
tlzb	Byte Enable to Low-Z	0	_	0	_	ns	_
tнzв	Byte Enable to High-Z	0	3	0	3	ns	

^{1.} Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0V to 3.0V and output loading specified in Figure 1.2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage.



READ CYCLE SWITCHING CHARACTERISTICS⁽¹⁾ (Over Operating Range)

		-20 r	าร		
Symbol	Parameter	Min.	Max.	Unit	
trc	Read Cycle Time	20	_	ns	
taa	Address Access Time	_	20	ns	
toна	Output Hold Time	2.5	_	ns	
tace	CE Access Time	_	20	ns	
tdoe	OE Access Time	_	8	ns	
tHZOE ⁽²⁾	OE to High-Z Output	0	8	ns	
tlzoe(2)	OE to Low-Z Output	0	_	ns	
thzce(2	CE to High-Z Output	0	8	ns	
tLZCE ⁽²⁾	CE to Low-Z Output	3	_	ns	
tва	Byte Enable to Data Valid	_	8	ns	
tlzb	Byte Enable to Low-Z	0	_	ns	
tнzв	Byte Enable to High-Z	0	3	ns	


^{1.} Test conditions assume signal transition times of 1.5 ns or less, timing reference levels of 1.25V, input pulse levels of 0.4V to VDD-0.3V and output loading specified in Figure 1a.

^{2.} Tested with the load in Figure 1b. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.


^{3.} Not 100% tested.



READ CYCLE NO. $1^{(1,2)}$ (Address Controlled) ($\overline{CE} = \overline{OE} = VIL$)



READ CYCLE NO. 2^(1,3) ($\overline{\text{CE}}$ and $\overline{\text{OE}}$ Controlled)



- 1. WE is HIGH for a Read Cycle.
- 2. The device is continuously selected. $\overline{\text{OE}}$, $\overline{\text{CE}}$ = VIL.
- 3. Address is valid prior to or coincident with $\overline{\text{CE}}$ LOW transitions.



WRITE CYCLE SWITCHING CHARACTERISTICS(1,3) (Over Operating Range)

		-8	3	-10)	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
twc	Write Cycle Time	8	_	10	_	ns
tsce	CE to Write End	6.5	_	8	_	ns
taw	Address Setup Time to Write End	6.5	_	8	_	ns
tha	Address Hold from Write End	0	_	0	_	ns
tsa	Address Setup Time	0	_	0	_	ns
tpwB	BWa-d Valid to End of Write	6.5	_	8	_	ns
tPWE1	WE Pulse Width	6.5	_	8	_	ns
tPWE2	$\overline{\text{WE}}$ Pulse Width ($\overline{\text{OE}}$ = LOW)	8.0	_	10	_	ns
tsp	Data Setup to Write End	5	_	6	_	ns
thd	Data Hold from Write End	0	_	0	_	ns
thzwe ⁽²⁾	WE LOW to High-Z Output	_	3.5	_	5	ns
tlzwe(2)	WE HIGH to Low-Z Output	2	_	2		ns

^{1.} Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0V to 3.0V and output loading specified in Figure 1.

^{2.} Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.

^{3.} The internal write time is defined by the overlap of $\overline{\text{CE}}$ LOW, and $\overline{\text{WE}}$ LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write. Shaded area product in development




WRITE CYCLE SWITCHING CHARACTERISTICS(1,2) (Over Operating Range)

		-20 ns		
Symbol	Parameter	Min.	Max.	Unit
twc	Write Cycle Time	20	_	ns
tsce	CE to Write End	12	_	ns
taw	Address Setup Time to Write End	12		ns
tha	Address Hold from Write End	0	_	ns
tsa	Address Setup Time	0	_	ns
tрwв	BWa-d Valid to End of Write	12	_	ns
tpwE1	WE Pulse Width (OE = HIGH)	12	_	ns
tPWE2	WE Pulse Width (OE = LOW)	17	_	ns
tsp	Data Setup to Write End	9	_	ns
thd	Data Hold from Write End	0	_	ns
thzwe(3)	WE LOW to High-Z Output	_	9	ns
tLZWE ⁽³⁾	WE HIGH to Low-Z Output	3	_	ns

- 1. Test conditions assume signal transition times of 3ns or less, timing reference levels of 1.5V, input pulse levels of 0V to 0.3V and output loading specified in Figure 1a.
- Tested with the load in Figure 1b. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.
- 3. The internal write time is defined by the overlap of $\overline{\text{CE}}$ LOW and $\overline{\text{WE}}$ LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.




WRITE CYCLE NO. $1^{(1,2)}$ (\overline{CE} Controlled, \overline{OE} = HIGH or LOW)






WRITE CYCLE NO. 2 (WE Controlled. OE is HIGH During Write Cycle) (1,2)




WRITE CYCLE NO. 3 (WE Controlled. OE is LOW During Write Cycle) (1)





WRITE CYCLE NO. 4 (Byte Controlled, Back-to-Back Write) (1,3)




- 1. The internal Write time is defined by the overlap of and WE = LOW. All signals must be in valid states to initiate a Write, but any can be deasserted to terminate the Write. The tsa, tha, tsd, and the timing is referenced to the rising or falling edge of the signal that terminates the Write.
- 2. Tested with \overline{OE} HIGH for a minimum of 4 ns before \overline{WE} = LOW to place the I/O in a HIGH-Z state.
- 3. WE may be held LOW across many address cycles and the BWa-d pins can be used to control the Write function.



DATA RETENTION SWITCHING CHARACTERISTICS (HIGH SPEED) (IS61WV25632ALL/BLL)

Symbol	Parameter	Test Condition		Min.	Max.	Unit	
Vdr	VDD for Data Retention	See Data Retention Waveform		1.2	3.6	V	
ldr	Data Retention Current	$VDD = 1.2V, \overline{CE} \ge VDD - 0.2V$	Ind.	_	25	mA	
			Auto.	_	60		
tsdr	Data Retention Setup Time	See Data Retention Waveform		0	_	ns	
trdr	Recovery Time	See Data Retention Waveform		trc	_	ns	

DATA RETENTION WAVEFORM (CE Controlled)






DATA RETENTION SWITCHING CHARACTERISTICS (LOW POWER) (IS61WV25632ALS/BLS)

Symbol	Parameter	Test Condition		Min.	Max.	Unit	
Vdr	VDD for Data Retention	See Data Retention Waveform		1.2	3.6	V	
ldr	Data Retention Current	$VDD = 1.2V, \overline{CE} \ge VDD - 0.2V$	Ind.	_	1.2	mA	
			Auto.	_	2		
tsdr	Data Retention Setup Time	See Data Retention Waveform		0	_	ns	
trdr	Recovery Time	See Data Retention Waveform		trc	_	ns	

DATA RETENTION WAVEFORM (CE Controlled)





ORDERING INFORMATION

Industrial Range: -40°C to +85°C Voltage Range: 2.4V to 3.6V

Speed (ns)	Order Part No.	Package
10 (8¹)	IS61WV25632BLL-10BLI	90-ball BGA (8mm x 13mm), Lead-free

Note

Industrial Range: -40°C to +85°C Voltage Range: 1.65V to 2.2V

Speed (ns)	Order Part No.	Package
20	IS61WV25632ALL-20BLI	90-ball BGA (8mm x 13mm), Lead-free

Automotive Range: -40°C to +125°C

Voltage Range: 2.4V to 3.6V

Speed (ns)	Order Part No.	Package
10	IS64WV25632BLL-10BLA3	90-ball BGA (8mm x 13mm), Lead-free

^{1.} Speed = 8ns for VDD = $3.3V \pm 5\%$. Speed = 10ns for VDD = 2.4V - 3.6V